Power management ICs: meeting new design paradigm challenges
Jae-Inh Song, Dongbu HiTek Co., Ltd.
10/30/2010 11:15 PM EDT
Power management semiconductor market forecast
Power management ICs (PMIC) represents one of the fastest-growing semiconductor market segments. According to iSuppli, the total available power management market is expected to reach $31.4 billion worldwide in 2010 and then more than double by 2014, reaching $45 billion, posting a 15% compound annual growth rate (CAGR), Figure 1. Revenue generated by PMICs is expected to grow from $12.4 billion in 2009 to $19.7 billion in 2014, posting a 14.5% CAGR.
Figure 1: Revenue forecast for PMICs, 2009 – 2014 (in billions of U.S. dollars)
The design paradigm for power management ICs (PMICs) continues to shift from analog-heavy implementations to system-on-chip solutions using digital techniques. Key factors driving this transition are increasing multi-functionality, particularly in consumer electronics and mobile applications, as well as severe pricing pressures to make products affordable and the need for faster turnaround from silicon prototype to shipment of finished ICs. As a result of these factors, chip design and development at smaller geometries has escalated dramatically.
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related White Papers
- Calibrate and Configure your Power Management IC with NVM IP
- Survey shows SoC design data management is mission critical
- Who's managing your power management?
- How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering IC
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience