Massively parallel frameworks for in-design verification
David White & Xiao Lin, Cadence
EDN (October 24, 2016)
In-design verification is needed to shorten design cycles and maximize circuit performance, ensuring physical designs are correct by construction. Physical verification often forces a decision between accuracy and performance for larger designs. Cloud infrastructure needs are pushing the industry toward larger multi-core server architectures and massively parallel computing frameworks. This article explores how these massively parallel frameworks can be combined with in-design verification methodologies to allow field solvers to provide golden levels of extraction and simulation accuracy at acceptable levels of performance for larger designs.
To read the full article, click here
Related Semiconductor IP
- MIPI C‑PHY/D‑PHY IP on TSMC N2P
- Clustered IP to Scale Throughput
- Higher‑Throughput NPU IP Core
- NPU IP Core for Edge AI
- Embedded HSM (Root of Trust) with Arm Cortex-M33 Processor
Related Articles
- Multimode sensor processing using Massively Parallel Processor Arrays (MPPAs)
- Implementing Parallel Processing and Fine Control in Design Verification
- SV-LLM: An Agentic Approach for SoC Security Verification using Large Language Models
- FastPath: A Hybrid Approach for Efficient Hardware Security Verification
Latest Articles
- Towards Delta Aware Training: Efficient DNN Weight Storage for Resource-Constrained FPGAs
- CHERI-D: Secure and efficient inline object ID for CHERI temporal memory safety
- AIA: A 16nm Multicore SoC for Approximate Inference Acceleration Exploiting Non-normalized Knuth-Yao Sampling and Inter-Core Register Sharing
- InjectV: Modeling Fault Injection Attacks in RISC-V Simulation Environment
- SPARX: Secure and Privacy-Aware Approximate CNN Acceleration with Edge RISC-V SoC