From ADAS to Autonomous Cars: Key Design Lessons
Kurt Shuler, VP Marketing, Arteris
3/27/2018 00:01 AM EDT
Autonomous driving can be challenging. But here are three major lessons that automotive developers have learned while streamlining the ADAS designs during the past few years.
Autonomous driving systems are challenging design engineers in ways that personal computer, smartphone, and data center systems did not. At the same time, however, there is a lot that semiconductor developers can learn from the evolution of advanced driving assistance systems (ADAS).
So, while integration challenges may perplex the developers of system-on-chips (SoCs) for self-driving vehicles, the ADAS learning curve can be crucial in putting the technology of the century to work in the cars of the future.
Below are three major lessons that automotive developers have learned while streamlining the ADAS designs during the past few years.
To read the full article, click here
Related Semiconductor IP
- ARC HS66 64-bit, dual-issue processor core, interconnect, ARCv3 ISA, for embedded applications
- ARC HS58 32-bit, dual-issue processor with MMU, interconnect, ARCv3 ISA, for embedded Linux applications
- ARC HS57D 32-bit, dual-issue processor core and interconnect, ARCv3DSP ISA, with I&D cache
- ARC HS56 32-bit, dual-issue processor core & interconnect, ARCv3 ISA, for embedded applications
- Die-to-Die, High Bandwidth Interconnect PHY Ported to TSMC N7 X24
Related White Papers
- EDA in the Cloud Will be Key to Rapid Innovative SoC Design
- Easing PCIe 6.0 Integration from Design to Implementation
- Lessons learned from extending 0.12 um CMOS for multimillion gate, IP designs
- CASE STUDY - Hands-on lessons from a legacy RT-level ATAPI IP Reuse
Latest White Papers
- Reimagining AI Infrastructure: The Power of Converged Back-end Networks
- 40G UCIe IP Advantages for AI Applications
- Recent progress in spin-orbit torque magnetic random-access memory
- What is JESD204C? A quick glance at the standard
- Open-Source Design of Heterogeneous SoCs for AI Acceleration: the PULP Platform Experience