Embedded flash process enhances performance: Product how-to
Jae Song, Dongbu HiTek
EDN (August 23, 2014)
Mobile phones and tablets have become natural extensions of billions of users worldwide. Considered an essential companion by many, these gadgets continue to push performance limits as they integrate enhanced nonvolatile memory and ever smarter power management. Thanks to a new embedded Flash (eFlash) process, fabless chip designers can now economically integrate better performing nonvolatile memory into mobile chips while conserving power. The new process is especially well suited for embedding flash into Touch Screen Controllers (TSCs) and Micro Controller Units (MCUs).
The graphs that follow detail the key specifications for the new eFlash process at the 0.13 micron node. Fabless chip designers who seek to embed nonvolatile memory would be wise to consider these parameters before releasing their designs to a foundry.
To read the full article, click here
Related Semiconductor IP
- Flash Memory LDPC
- Embedded CMOS Flash memory IP with sector/chip Erase and byte Program capability
- Hyperbus Flash Memory Controller
- Quad SPI Flash Memory Controller
- SPI Flash Controller - Ensures reliable validation of SPI Flash memory controllers
Related White Papers
- Product how-to: Reliable SoC bus architecture improves performance
- Product How-to: Fully utilize TSMC’s 28HPC process
- Using edge AI processors to boost embedded AI performance
- PRODUCT HOW-TO: Use ARM DBX hardware extensions to accelerate Java in space-constrained embedded apps
Latest White Papers
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity