Analog IP to protect SoC from side-channel attacks
By Chris Morrison, Agile Analog
Planet Analog (August 16, 2023)
The frequency and severity of side-channel attacks (SCAs) have been accelerating for some time. Hackers are now looking beyond software and they are attempting to compromise chips, as these can yield valuable information and the hassle of navigating software security can be avoided.
Across the globe, there are growing concerns about SCAs. Which type of applications are susceptible to SCAs? How can SCAs be spotted? This article focuses on voltage-centric side-channel attacks and outlines key functions of an analog IP for a voltage glitch detection solution.
Voltage side-channel attacks are becoming a popular method used by hackers to target chips. This is when malicious individuals aim to gain direct access to electronics and use glitching techniques to weaken the system. The security breaches that occur because of a successful SCA can reveal a significant quantity of sensitive information and leave the system on chip (SoC) in an extremely vulnerable position.
To read the full article, click here
Related Semiconductor IP
- CXL 3 Controller IP
- PCIe GEN6 PHY IP
- FPGA Proven PCIe Gen6 Controller IP
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- AI inference engine for real-time edge intelligence
Related White Papers
- How a voltage glitch attack could cripple your SoC or MCU - and how to securely protect it
- Agile Analog's Approach to Analog IP Design and Quality --- Why "Silicon Proven" is NOT What You Think
- How to manage changing IP in an evolving SoC design
- Time Interleaving of Analog to Digital Converters: Calibration Techniques, Limitations & what to look in Time Interleaved ADC IP prior to licensing
Latest White Papers
- Adaptable Hardware with Unlimited Flexibility for ASIC & SoC ICs
- CAST Provides a Functional Safety RISC-V Processor IP for Microchip FPGAs
- Design and Implementation of Test Infrastructure for Higher Parallel Wafer Level Testing of System-on-Chip
- Soft Tiling RISC-V Processor Clusters Speed Design and Reduce Risk
- 8051s in Modern Systems: Interfacing to AMBA Buses