Adding CRC to BIST improves SoC safety & reliability
Shreya Singh , Abhinav Gaur & Amit Pal (Freescale)
EDN (April 23, 2014)
Introduction
Built-in self-test (BIST) is an effective way of enhancing the safety of automotive SoCs. The end result of such tests can communicate any abnormality in functioning of any part of the chip, ensuring proper safety of the SoC features. With the number of components on an SoC growing, managing the execution and collecting the status for a large number of BISTs becomes a tedious task for SoCs. A programmable control unit becomes necessary on the SoC to sequence the execution of the BISTs (with user configurability) and collect end status of such an execution.
This BIST control module, being very closely tied with checking the integrity of all the logic and memories, is a safety critical component of the SoC. Any feature built around this module to check its correct functioning can help in making the system more reliable. CRC (Cyclic Redundancy Check) is such a feature that can be built around this safety engine. It helps in improving the intrinsic coverage of the module, guaranteeing its correctness. This paper will mainly discuss how having CRC within the self-test control unit helps in increasing the overall safety, as well as the considerations to be taken while designing such a system.
Before we get into implementation details of the CRC feature in the self-test controller, let us get a brief understanding of the BIST control unit and the CRC feature.
To read the full article, click here
Related Semiconductor IP
- NPU IP Core for Mobile
- NPU IP Core for Edge
- Specialized Video Processing NPU IP
- HYPERBUS™ Memory Controller
- AV1 Video Encoder IP
Related White Papers
- A RISC-V Multicore and GPU SoC Platform with a Qualifiable Software Stack for Safety Critical Systems
- What tamper detection IP brings to SoC designs
- Automating NoC Design to Tackle Rising SoC Complexity
- Product how-to: Reliable SoC bus architecture improves performance
Latest White Papers
- Ramping Up Open-Source RISC-V Cores: Assessing the Energy Efficiency of Superscalar, Out-of-Order Execution
- Transition Fixes in 3nm Multi-Voltage SoC Design
- CXL Topology-Aware and Expander-Driven Prefetching: Unlocking SSD Performance
- Breaking the Memory Bandwidth Boundary. GDDR7 IP Design Challenges & Solutions
- Automating NoC Design to Tackle Rising SoC Complexity