Xyalis announce a new release of GTsmooth its density estimator and tiling engine
- XYALIS announced today that it has shipped GTsmooth V2.0, its next generation of model-based estimator and dummy tiles insertion tool.
Since 1995, a Chemical-Mechanical Polishing step has been adopted in the process to flatten wafer surface between each metal layer.
The approach of inserting "dummy" metal tiles in all empty areas is not satisfactory in some cases because it introduces to many parasitics.
Traditional methods have not been successful in solving this problem and It is necessary to use a model based algorithm to get the best results and to minimize the number of inserted tiles while achieving the highest yield.
GTsmooth, new graphical interface, provides now density maps of the chip, 3D representation of chip surface and 2D vertical cut curves for profile analysis with all measurements facilities. This new capability allows engineers to easily validate the chips or wafer database before processing and verify that target yields are achievable. This tool can be the foundation for a Go/No-Go test for CMP yields before chip processing.
This new tool has been validated and is in use at a number of foundries around the world. Several tier foundries are also evaluating this tool to measure the impact of dummies insertion with STI based processes.
A generic oxide CMP model can be provided as a foundation to accelerate a custom model development specifically adjusted to the target process. An STI model can be developed upon request.
Availability
GTsmooth is available today on 32-bit Linux, and 32-bit and 64-bit Solaris, HP-UX platforms. GTsmooth price starts at $30.000 per year.
About Xyalis
XYALIS is a privately held company, founded in 1998, and located in Grenoble, France. XYALIS is the leading specialist in layout finishing and GDSII processing software. (www.xyalis.com)
Related Semiconductor IP
- Standard Cell (ECO) Library IP, RVT, 9 tracks, UMC 28nm HLP process
- Standard Cell (ECO) Library IP, RVT, 9 tracks, UMC 28nm HLP process
- Standard Cell (ECO) Library IP, UMC 0.13um eHV process
- Standard Cell (ECO) Library IP, UMC 0.11um SP/FSG process
- Standard Cell (ECO) Library IP, 6 tracks, UMC 0.11um eFlash process
Related News
- XYALIS Announces GTsmooth, The First Hybrid Metal-Fill Tool
- Actel drives up density of flash-based FPGAs
- Atmel Introduces New Embedded Memory Blocks to Support High Density FPGA Conversions
- SuperH, Inc., Announces First SH-5 Core Now Available for Licensing; Digital Consumer and Automotive Applications Benefit from Low Power, High Code Density Processor
Latest News
- Global Semiconductor Sales Increase 17.1% Year-to-Year in February
- Altera Starts Production Shipments of Industry’s Highest Memory Bandwidth FPGA
- Blumind reimagines AI processing with breakthrough analog chip
- 32-bit RISC-V processor based on two-dimensional semiconductors
- pSemi Files Patent Infringement Lawsuit Against Cirrus Logic and Lion Semiconductor