Xiphera Launches nQrux™ Family of Hardware Trust Engines for Hardware-Isolated Cryptographic Services and Computing Environments
The new nQrux™ portfolio offers highly optimised and customisable security solutions with cryptographic operations implemented purely in hardware.
Espoo, Finland – April 9, 2024 -- Xiphera announces the nQrux™ family of Hardware Trust Engines. The new family introduces highly optimised and customisable security solutions, offering exceptional security modules performing purely hardware-based cryptographic operations.
nQrux™ Hardware Trust Engines introduce novel security architectures, delivering hardware-level trust for the most critical environments and applications. The solutions in the nQrux™ portfolio ensure the complete isolation of cryptographic operations and application-specific data within inherently secure hardware elements. This enables the freedom from embedded CPUs or software elements, enabling paramount security and performance levels.
“We are thrilled to launch nQrux™, a family that collects Xiphera’s solutions for building larger system-level security”, Kimmo Järvinen, Xiphera’s co-founder and CTO, comments.
The nQrux™ family consists of cryptographic security solutions built on Xiphera’s cryptographic IP cores that are fully standard compliant (IEEE, IETF, NIST), and CAVP validated by NIST. The solutions in the nQrux™ portfolio have optimised configurations based on customer footprint, performance, and security requirements. Xiphera’s Crypto Module provides an integrated security platform with customer-tailored set of highly optimised cryptographic services for microcontrollers and SoC implementations. The versatile configurations of Xiphera Crypto Module enable fully optimised feature set to fit customer requirements for functionality, performance, and resources.
With the launch of the nQrux™ family, Xiphera announces Confidential Computing Engines (CCE) as part of the nQrux™ family of Hardware Trust Engines. The CCE offer a secure code execution environment protecting data, code, and AI models in cloud, edge, and AI environments. “CCE is our first opening in the domain of trusted computing where hardware-based cryptography and isolation are used for building trust in remote computation”, Kimmo Järvinen concludes. Xiphera’s CCE will be ready for customer evaluation in 2024.
Read more about the nQrux™ family of Hardware Trust Engines.
About Xiphera
Xiphera, Ltd, designs and implements proven cryptographic security for embedded systems. Our strong cryptographic expertise and extensive experience in digital system design enable us to help our customers to protect their most valuable assets.
We offer secure and highly optimised cryptographic Intellectual Property (IP) cores, designed directly for Field Programmable Gate Arrays (FPGAs) and Application Specific Integrated Circuits (ASICs) without software components. Our broad, fully in-house designed, and up-to-date portfolio, including implementations of Post-Quantum Cryptography, enables cost-effective development projects with fast time-to-market – providing peace of mind in a dangerous world.
Related Semiconductor IP
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
Related News
- Xiphera and Crypto Quantique Announce Partnership for Quantum-Resilient Hardware Trust Engines
- Achronix Adopts eMemory IP for FPGA Hardware Root of Trust
- Intrinsic ID and Rambus Raise the Bar for Hardware Security with Integration of PUF Technology and Rambus Root of Trust
- PUFsecurity and eMemory Launch Next-Gen PUF-based Hardware Root of Trust IP for Future Computing
Latest News
- AI Demand Drives 4Q25 Global Top 10 Foundries Revenue Up 2.6% QoQ; Samsung Gains Share and Tower Moves Up in Rankings
- GlobalFoundries Announces Availability of AutoPro150 eMRAM Technology on Enhanced FDX Platform for Advanced Automotive Applications
- Axiomise Launches nocProve for NoC Verification
- CAST Debuts TSN-EP-10G IP for High-Performance, Time-Sensitive Networking Ethernet Designs
- Synopsys Introduces Software-Defined Hardware-Assisted Verification to Enable AI Proliferation