Xilinx and NSA Deliver New Design Flow and Verfication Process for High Assurance Industry
High Performance Virtex-4 FPGAs enable single chip cryptographic solution
Vienna, VA, February 21, 2007 – At the Software Radio Summit Technical Conference, Xilinx Inc. (NASDAQ: XLNX), the world’s leading supplier of programmable solutions, today announced the results of a joint technology development project with The National Security Agency (NSA) consistent with the Department of Defense’s (DoD) Crypto Modernization initiatives. Enabled by Xilinx Virtex™-4 FPGAs, the new design flow and verification process provides the industry’s first FPGA-based single chip cryptographic solution. Xilinx will be demonstrating the design and verification flow at the Software Radio Summit Technical Conference today in the Sheraton Premiere Hotel at Tyson's Corner.
The jointly developed solution is based on NSA requirements for high-grade cryptographic processing and required an exhaustive analysis to evaluate the security of the Virtex-4 family of FPGAs, and their ability to allow independent functions on a single chip.
“This new technology allows the information assurance industry to maximize the advantages of programmable logic to obtain a true COTS solution to what has historically been a custom process,” said Eric Sivertson, general manager for Aerospace and Defense at Xilinx.
About Xilinx Virtex-4 Platform FPGAs
With more than 100 technical innovations, the Virtex-4 family of domain optimized FPGAs consists of 17 devices and three domain-optimized platforms: Virtex-4 LX FPGAs for logic-intensive designs, Virtex-4 SX FPGAs for high-performance signal processing, and Virtex-4 FX FPGAs for high-speed serial connectivity and embedded processing. Devices are shipping now. For more information on the Virtex-4 product family, visit www.xilinx.com/virtex4.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- Keysight and Synopsys Deliver an AI-Powered RF Design Migration Flow for Transition from TSMC’s N6RF+ to N4P Process Node
- Cadence Custom Design Migration Flow Accelerates Adoption of TSMC N3E and N2 Process Technologies
- Samsung Foundry Certifies Cadence Virtuoso Studio Flow to Automate Analog IP Migration on Advanced Process Technologies
- Cadence Custom/Analog Design Migration Flow Accelerates Adoption of TSMC Advanced Process Technologies
Latest News
- Arasan Announces immediate availability of its UFS 5.0 Host controller IP
- Bolt Graphics Completes Tape-Out of Test Chip for Its High-Performance Zeus GPU, A Major Milestone in Reducing Computing Costs By 17x
- NEO Semiconductor Demonstrates 3D X-DRAM Proof-of-Concept, Secures Strategic Investment to Advance AI Memory
- M31 Collaborates with TSMC to Achieve Tapeout of eUSB2V2 on N2P Process, Advancing Design IP Ecosystem
- Menta’s eFPGA Technology Adopted by AIST for Cryptography and Hardware Security Programs