Xilinx buys software tool firm to accelerate FPGA-based designs
Xilinx buys software tool firm to accelerate FPGA-based designs
By Semiconductor Business News
November 2, 2000 (12:51 p.m. EST)
URL: http://www.eetimes.com/story/OEG20001102S0022
SAN JOSE -- Xilinx Inc. here today announced it has purchased Visual Software Solutions Inc. of Plantation, Fla., to reduce the time it takes to implement designs using multimillion-gate field programmable gate arrays (FPGAs). Xilinx said Visual Software's expertise will allow it to deliver a variety of customized tools for HDL-based design using Xilinx's Virtex-II FPGAs. Terms of the acquisition were not disclosed, and the transaction is not expected to have a material effect on Xilinx financial results. "The integration of HDL Bencher and StateCAD into the Xilinx software family extends our offering of multimillion gate design solutions," said Rich Sevcik, vice president and general manager of the IP [intellectual property], Services, and Software group at Xilinx. "By taking this technology in-house we will be able to focus the energy of this talented design team in delivering even faster time to market for our customers." Xilinx said it has hired the principals of Visual Software Solutions to be responsible for development of the technology and use with the Virtex-II FPGAs. Xilinx said Visual Software Solutions' HDL Bencher streamlines the hardware description language (HDL) verification process for multimillion-gate FPGAs. For designers, no knowledge of HDL scripting is needed, according to the San Jose programmable logic supplier. StateCAD automates state machine development in VHDL, Verilog, and Abel languages, said Xilinx. "The acquisition of VSS, and its StateCAD and HDL Bencher products, is the natural conclusion of a process that started when Xilinx began shipping these products as part of the EDA Allstart program," said Rodrigo Escoto, president of Visual Software Solutions.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Blue Pearl Software and NanoXplore SAS team to Accelerate Development and Verification of Radiation Hardened FPGA Designs
- TSMC buys memory IP firm, says report
- Reports: Google buys chip design firm Agnilux
- Intel buys Dutch multimedia DSP firm, Silicon Hive
Latest News
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology