Xelic Announces Frame Mapped Generic Framing Procedure Core Availability for Integration into ASIC or FPGA Networking Applications
-- Xelic, Inc., a leading provider of Engineering Design Services and Networking Intellectual Property today announced the immediate availability of their Frame Mapped GFP Core (XCGFPFM) for product integration.
The XCGFPFM will encapsulate/de-encapsulate frame mapped client traffic which includes Ethernet, PPP, MAPOS, and proprietary packet types in compliance with the ITU-T G.7041/Y.1303 specification. Generic Framing Procedure (GFP) Transmit and Receive functions operate independently to provide full duplex communication. The XCGFPFM core supports data rates up to 2.5Gb/s and is suitable for both FPGA and ASIC implementations.
“Providing standards based cores such as the XCGFPFM allows our customers to concentrate on developing their own unique specialized IP that differentiates them from the rest,” said Doug Bush, Director of IP Development at Xelic. “In addition, we are able to better position our design services and provide our customers with the expertise required to expedite product development and shorten the time to market.”
Xelic cores are available under flexible single use or perpetual licensing terms and come complete with full documentation and a comprehensive suite of self-checking tests. Core customization and integration services are also available.
Xelic is a privately held standards based Intellectual Property provider and Engineering Services Company.
Xelic’s Engineering Services include Product Definition, ASIC/FPGA Development, System Design, Board Design, Firmware Design, and full turnkey solutions. Xelic offers IP for SONET/SDH, Digital Wrapper, Generic Framing Procedure, ATM, and Forward Error Correction. Xelic was founded in January of 2001 and is based out of Rochester, NY. For more information about Xelic, please visit www.xelic.com.
Xelic and XCGFPFM are trademarks of Xelic, Inc. All other trade names, trademarks, and registered trademarks are the property of their respective owners.
Related Semiconductor IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
Related News
- Cypress Introduces Industry’s First Complete Data Transport Solution Featuring Transparent Generic Framing Procedure
- Lightwaves Systems Selects Xelic to Provide Frame Mapped GFP Core for Integration into Networking Application
- Xilinx Enables Next Generation Sonet/SDH Networks With Industry's First Parameterizable OC-192 Generic Framing Procedure Solution
- Cutting-edge 18-bit 100dB Stereo Audio ADC IP Core proven in 28nm Silicon, Offering Unmatched Audio Signal Processing Capabilities is available for immediate Licensing into Audio Chipsets, Digital Cameras, and Automotive Applications
Latest News
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP