TVS VIPs accelerate adoption of latest MIPI standards
November 27, 2014 -- TVS, a contributor member of the MIPI Alliance, has developed a diverse portfolio of MIPI Verification IPs (VIPs) which cater to multiple segments of the mobile market. TVS MIPI VIPs are proven in different development environments and are easily customizable for additional customer requirements.
TVS has established a track record as a well-known supplier of MIPI VIPs with some of the major milestones being:
- One of the first suppliers to introduce LPDDR4 VIP
- VIPs proven at many of the top-20 semiconductor firms
- Early supplier of RFFE, DPHY and DSI VIPs
The Verification IP (VIP) supplied by TVS follows a well-defined development process that starts with a feature extraction based on the interface specification from the MIPI Alliance. Not only does this provide a common start point with the client but importantly, an independent development of the VIP. All the VIP deliverables are also linked to the specification through the feature extraction, thus making it easier for users to understand the objectives of the VIP.
TVS has extensive experience in VIP development. With a VIP suite that includes VIPs for Networking, ARM-based protocols, MIPI, Memory & Storage and Universal Serial IO, TVS specializes in providing off the shelf VIP components that can be easily integrated into customer SoC Verification environments at block level and SoC level.
For more details of the TVS MIPI Verification IP suite, contact us at
sales@testandverification.com
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- MIPI CSI-2 CSE2 Security Module
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
Related News
- TVS Validates UVM based VIP with Aldec's Riviera-PRO Platform
- TVS releases one of the first C-PHY VIP solutions in the market
- TVS offers one of the first AMBA 5 CHI VIP solutions in the market
- Cadence Delivers 10 New VIP Solutions to Accelerate Time to Market for Applications Based on Critical New Standards
Latest News
- Arteris and MIPS Partner to Accelerate Development for Physical AI Platforms
- DCD-SEMI expands CryptOne with EdDSA Curve25519 IP core for secure embedded systems
- Syntacore's SCR RISC-V IP Now Supports Zephyr 4.3
- Xylon Presents New 12-Channel GMSL3/GMSL2 FMC+ ExpansionBoard
- YMTC’s NAND Design Surprise Alongside a New Fab