TVS releases one of the first C-PHY VIP solutions in the market
March 3, 2015 -- TVS releases one of the first C-PHY UVM VIP which has extensive constrained random stimuli generation capabilities, configurable monitors and checks to ensure protocol compliance to MIPI standard for C-PHY specification 1.0.
Pre-defined coverage bins enable easier extension and coverage collection. The VIP has been verified for protocol compliance with asureSign-TVS’ in-house Requirements tracking tool.
For information, please visit here or contact us at sales@testandverification.com
Related Semiconductor IP
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
- P1619 / 802.1ae (MACSec) GCM/XTS/CBC-AES Core
Related News
- Arasan announces the immediate availability of its MIPI C-PHY / D-PHY Combo IP for SoC Designs on TSMC 22nm Process
- Arasan announces its next generation of C-PHY/ D-PHY Combo IP Core compliant with the latest MIPI Specifications
- Arasan announces MIPI DSI IP for FPGA supporting full C-PHY 2.0 speeds
- Arasan announces MIPI CSI IP for FPGA supporting full C-PHY 2.0 speeds
Latest News
- RAAAM Memory Technologies announces $17.5M Series A investment led by NXP Semiconductors to bring its innovative on-chip memory solution to mass production
- SEMI Reports Worldwide Silicon Wafer Shipments Increase 3% Year-on-Year in Q3 2025
- Logic Fruit Technologies Appoints Sunil Kar as President & CEO to Accelerate Global Growth
- EnSilica plc - Audited Results for the Year Ended 31 May 2025
- Thalia Design Automation announces AMALIA Platform release 25.3 qualified for advanced process nodes down to 4nm