Inside Cyient Semiconductors Bet on RISC-V for Custom Silicon
Cyient Semiconductors plans to build domain-specific silicon for industrial, data center, and automotive applications.
By Yashasvini Razdan, EETimes | July 22, 2025

Cyient Semiconductors and MIPS recently entered into a licensing agreement to develop domain-specific ASIC and ASSP solutions using MIPS’ Atlas processor portfolio and Cyient’s analog mixed-signal design expertise for industrial, data center, and automotive use cases.
MIPS, which GlobalFoundries recently acquired, is positioning its RISC-V portfolio to support custom silicon through strategic licensing rather than building its own chips.
EE Times spoke to Suman Narayan, CEO of Cyient Semiconductors, who explained that the rationale behind the partnership centered on developing domain-optimized silicon that tightly integrates compute, analog mixed-signal, and power control into real-time RISC-V-based platforms.
To read the full article, click here
Related Semiconductor IP
- Real-Time Microcontroller - Ultra-low latency control loops for real-time computing
- Data Movement Engine - Best in class multi-core high-performance AI-enabled RISC-V Automotive CPU for ADAS, AVs and SDVs
- Data Movement Engine - Efficient data-processing and simultaneous multi-threading, low latency and deterministic data access
- Data Movement Engine - Turnkey network compute subsystem for data movement applications.
- AI inference engine for real-time edge intelligence
Related News
- Cyient Semiconductors Acquires Majority Stake in Kinetic Technologies to Drive Custom Power IC Leadership for Edge AI and High-Performance Compute Markets
- Online BOM calculator simplifies costing process for IIoT custom ICs
- Single-Chip Custom Solutions for the IoT Edge
- Aion Silicon Joins Intel Foundry Accelerator Design Services Alliance to Deliver Next-Generation Custom SoCs at Scale
Latest News
- EDGEAI to Revolutionize Smart Metering with BrainChip Akida 2 License
- IC Manage Advances GDP-XL to GDP-AI — Boosting Designer Efficiency and Accelerating Workflows
- Safe and Secure Technologies, the new BSC and UPC spin-off that will design chips for critical sectors where “failure is not an option”
- CHERI-Mocha memory-safe compute subsystem is now open
- GlobalFoundries Files Patent Infringement Lawsuits Against Tower Semiconductor to Protect High-Performance American Chip Innovation