Faraday Delivers DDR/LPDDR Combo PHY IP Solutions on UMC's 22ULP and 14FFC
Hsinchu, Taiwan -- July 22, 2025 -- Faraday Technology Corporation (TWSE: 3035), a leading ASIC design and IP provider, today announced the availability of its DDR/LPDDR combo PHY, supporting from 3rd to 5th-generation on UMC’s 22ULP and 14FFC platforms, which are UMC’s planar and FinFET process technologies. Faraday continues its long-standing commitment to delivering in-house IP solutions optimized to better serve the ASIC market.
Faraday’s DDR/LPDDR IP solutions feature robust, silicon-proven designs widely adopted in ASIC projects across diverse SoC applications. Fully compliance with JEDEC specifications ensures seamless compatibility and allows for flexible performance and power optimization. The 22ULP PHY supports low operating voltage at 0.8V, making it ideal for power-sensitive applications such as mobile, 5G, and IoT devices. The 14nm PHY supports transmission rate up to 6400Mbps for DDR5/LPDDR5 and includes advanced features such as self-training mechanisms, impedance calibration, and DFE.
“Our customers demand high performance and low power in increasingly complex SoCs,” said Flash Lin, COO of Faraday. “With the complete DDR/LPDDR IP solution spanning controller, PHY, and subsystem integration, we’re helping customers accelerate design cycles, reduce development risks, and deliver high-quality, reliable memory subsystems.”
About Faraday Technology Corporation
Faraday Technology Corporation (TWSE: 3035) is dedicated to the mission of benefiting humanity and upholding sustainable values in every IC it handles. The company offers a comprehensive range of ASIC solutions, including total 3DIC packaging, Neoverse CSS design, FPGA-Go-ASIC, and design implementation services. Furthermore, its extensive silicon IP portfolio encompasses a wide array of offerings, such as I/O, Cell Library, Memory Compiler, ARM-compliant CPUs, LPDDR4/4X, DDR4/3, MIPI D-PHY, V-by-One, USB 3.1/2.0, 10/100 Ethernet, Giga Ethernet, SATA3/2, PCIe Gen4/3, and SerDes. For further details, visit www.faraday-tech.com
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
- SM4 Cipher Engine
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
Related News
- Faraday Releases Licensable Gigabit Ethernet PHY on UMC 40LP Platform
- Faraday Unveils Complete Imaging and Display High-Speed Interface IP Set on UMC 28nm and 40nm Processes
- Faraday Announces 16G Programmable SerDes in UMC 28HPC+
- Introducing DDR5/DDR4/LPDDR5 Combo PHY IP Core, Silicon Proven in 12FFC for Next-Gen High performance SoCs is available for immediate licensing
Latest News
- Cassia Proposes ‘Better Math’ for AI Efficiency
- QuickLogic Announces $1M eFPGA Hard IP Contract for Data Center ASIC
- Creonic Updates Doppler Channel IP Core with Extended Frequency Band and Sampling Range
- TSMC Price Hikes End the Era of Cheap Transistors
- Analogue Insight IP Group Launches Analogue Insight SAFE in Portland, Oregon to Deliver Certification-Grade Security IP for Next-Gen SoCs and Chiplets