TSMC's Roadmap Full, But Thin
EUV readied for 7, 5nm--but gains decline
Rick Merritt, EETimes
5/2/2018 00:01 AM EDT
SANTA CLARA, Calif. — Continuing to move fast in multiple directions at once, TSMC announced it is in volume production with a 7nm process and will have a version using extreme ultraviolet (EUV) lithography ramping early next year. In addition, it gave its first timeline for a 5nm node and announced a half dozen new packaging options.
Meanwhile, the foundry is pushing power consumption and leakage down on more mainstream 22/12nm nodes, advancing a laundry list of specialty processes and rolling out an alphabet soup of embedded memories. At the same time, it is exploring future transistor structures and materials.
Overall, the Taiwanese giant expects to make 12 million wafers this year with R&D and capex spending both on the rise. It has even started production of 16nm FinFET chips in Nanjing, a big first for China.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
Related News
- Artisan Components Furthers Library Roadmap with TSMC 0.13-Micron Agreement
- 1999 roadmap targets new 'performance SoC' category
- Intel and ARM Finalize Architecture Roadmap Licensing Agreement
- Actel Details Next Phase In Space-Qualified FPGA Roadmap; Aggressively Targets Satellite Payload Applications
Latest News
- Innosilicon Scales LPDDR5X/5/4X/4 and DDR5/4 Combo IPs to 28nm and 22nm, Cementing Its Position as the ‘One Stop’ for Memory Interface Solutions
- Synopsys Completes Acquisition of Ansys
- Zephyr 4.0 Now Available for SCR RISC-V IP
- Lattice Semiconductor and Missing Link Electronics Become Partners to Accelerate FPGA Design Projects
- TSMC Reports Second Quarter EPS of NT$15.36