TSMC in "Due Diligence" on Possible Japan Fab
By Alan Patterson, EETimes (July 15, 2021)
Taiwan Semiconductor Manufacturing Co. (TSMC) is evaluating whether to build a chip facility in Japan as nations around the world are seeking the top foundry’s help to create secure electronics supply chains.
The company has established a 3D IC research center in Japan, where it has gathered more than 20 Japanese partners, TSMC said at its latest announcement of quarterly results. TSMC will be in charge of the center’s technology development for advanced packaging.
The company is also evaluating the possible start of a new chip fab in Japan, according to TSMC CEO C.C. Wei, speaking at the event.
“In Japan, we are in the due diligence process now to do that with a fab. Let me say that clearly.”
Related Semiconductor IP
- 112G PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x4, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x2, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N7 x1, North/South (vertical) poly orientation
- 112G Ethernet PHY, TSMC N6 x2, North/South (vertical) poly orientation
Related News
- After TSMC fab in Japan, advanced packaging facility is next
- TSMC to Build Specialty Technology Fab in Japan with Sony Semiconductor Solutions as Minority Shareholder
- TSMC Announces the Opening of Advanced Backend Fab 6, Marking a Milestone in the Expansion of 3DFabric™ System Integration Technology
- TSMC Arizona and U.S. Department of Commerce Announce up to US$6.6 Billion in Proposed CHIPS Act Direct Funding, the Company Plans Third Leading-Edge Fab in Phoenix
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers