TSMC offers engineering collaboration over the Internet
TSMC offers engineering collaboration over the Internet
By Semiconductor Business News
April 24, 2000 (9:18 a.m. EST)
URL: http://www.eetimes.com/story/OEG20000424S0005
HSINCHU, Taiwan -- Taiwan Semiconductor Manufacturing Co. here today launched an Internet-based engineering service that allows geographically dispersed designers to collaborate with TSMC engineers in real time. TSMC's Internet Layout Viewer enables teams of designers to review all or part of the chip layout over the World Wide Web. "By leveraging the Internet as the platform for value-added, collaborative engineering services, we hope to increase the accuracy and speed of engineering communications that results in right-the-first-time silicon," said Quincy Lin, senior vice president of corporate development. TSMC developed the Internet Layout Viewer with CreOsys Inc., a Fremont, Calif.-based business-to-business c-commerce systems developer. TSMC plans to add new offerings as well as those from third-party vendors that will enable full front-to-back design collaboration over the Internet, targeted to TSMC's processes. The Internet Lay out Viewer is platform independent, requiring only a web browser rated at 4.0 or above. The platform can be a PC, Apple Macintosh or a workstation running Windows, Mac OS, UNIX or Linux. The Internet Layout Viewer is based on three new developments from CreOsys. The first, CreOx, is an application within the CreOweb system that enables real-time desktop application sharing through the Internet. Next, GdsCruiser and SiliconCruiser, are both Web-based layout applications that allow designers to easily view their physical designs at any stage of development. All three applications include a conference feature that allows instantaneous multi-party viewing and discussion of the layout design. The Layout Viewer is a secure system that does not allow users to download or otherwise capture the design. The actual database on which the design resides never leaves the corporate firewall. Instead, engineers can simultaneously view part or all of a given design, isolate and mark individual circuits or lines , trace circuits, and provide comments for all to see. This highly interactive, real-time layout viewing capability should significantly shorten layout review time while ensuring that the design's functionality was laid out accurately and efficiently. "The ability for a designer to simply go to the Web, traverse the layout and manipulate the design in real time -- with the guidance of a TSMC engineer -- is fundamentally revolutionary," said Ping Yang, vice president of design services at TSMC. "Because the original designers of the product may have a sensitivity to timing, noise or power related design issues, they generally will want to see the layout before going to silicon. The Internet Layout Viewer allows these designers to provide quick, accurate approval for the design in real time, instead of paying an expensivepersonal visit to have face-to-face meetings." TSMC's Internet Layout Viewer is available now for free to TSMC customers with service contracts through TSMC's Design Service Division.
Related Semiconductor IP
- 8MHz / 40MHz Pierce Oscillator - X-FAB XT018-0.18µm
- UCIe RX Interface
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
Related News
- How to meet the challenges of Set-Top-Boxes on Internet? Thanks to Dolphin Integration's Engineering Support team!
- Linaro Announces LITE - Collaborative Software Engineering for the Internet of Things (IoT)
- Tiempo Secure in collaboration with CEA makes the Internet of Things more resilient with French Government support
- ADTechnology Receives Samsung Foundry 2022 Best Engineering Award for Design Service Collaboration
Latest News
- SEMIFIVE Pulls Ahead in AI ASIC Market, Expanding Lead with Successive NPU Project Wins
- M31 Reports Record NT$1.78 Billion Revenue in 2025 as Advanced Node Royalties Begin to Emerge
- Silvaco Reports Fourth Quarter and Full-Year 2025 Financial Results
- Klepsydra Technologies and BrainChip Announce Strategic Partnership to Deliver Heterogeneous AI Runtime for Akida™ Neuromorphic Processors
- Alchip Reports ASIC-Leading 2nm Developments