TSMC Unified DFM Architecture Promises Improved Yields and Accelerated Time-to-Market
Hsinchu, Taiwan â June 9, 2008
- Taiwan Semiconductor Manufacturing Company, Ltd. (TSE: 2330, NYSE: TSM) today unveiled a new Unified Design For Manufacturing (UDFM) architecture that targets 32nm process technology and smaller geometries and improves yields, lowers design costs and accelerates time-to-market and time-to-volume.
The newly-created UDFM provides a unified, encapsulated access to TSMC foundry data and was developed in collaboration with EDA vendors and other design infrastructure partners. The TSMC UDFM is also one of the key collaborative components of the companyâs recently unveiled Open Innovation Platformâ¢. Open Innovation Platform⢠is a platform for innovations, hosted by TSMC and open to TSMC customers and partners. It is built on TSMCâs design-enabling building blocks and an ecosystem interface.
The TSMC UDFM architecture includes a new DFM Design Kit (DDK) that, for the first time encapsulates, an embedded DFM software engine with an interoperable API in addition to the process-related DFM data and models. UDFM brings an exact copy of TSMCâs factory tool chain and process models into IC design tool chains, providing chip designers with deeper access into more of TSMCâs manufacturing data than ever before. This âcopy exactâ method compensates for increasing manufacturing variances in advanced process technologies, radically improves design alignment between simulated hotspots and actual manufacturing hotspots, and delivers timely accuracy to the design ecosystem. The new DFM architecture handles very large DFM dataset and design complexity, resulting in reduced design cycle time and faster time-to-market and volume.
âTSMC is laying the groundwork for 32nm process technologies with the industryâs first Unified DFM framework,â said S.T. Juang, senior director of design infrastructure marketing at TSMC. âThrough deep and extensive DFM data mining and collaborative development with our design ecosystem partners, TSMC UDFM allows our customers access to accurate manufacturing representation, enabling next generation chip designs to take full advantage of our advanced nanometer process technologies.â
Availability
TSMCâs Unified DFM DDK will be available in early Q3 2008 to registered members through the TSMC customer portal.
TSMC Open Innovation Platformâ¢
Unified DFM is a component of TSMCâs Open Innovation Platformâ¢, that promotes the speedy implementation of innovation among the semiconductor design community, TSMCâs ecosystem partners, and the companyâs IP, design implementation, DFM capabilities, process technology, and backend services. A key element of the Open Innovation Platform⢠is a set of ecosystem interfaces and collaborative components initiated and supported by TSMC that more efficiently empowers innovation throughout the supply chain and enables the creation and sharing of newly created value. TSMCâs Active Accuracy Assurance (AAA) initiative is a critical part of the Open Innovation Platformâ¢, providing the accuracy and quality required by the ecosystem interfaces and collaborative components.
About TSMC
TSMC is the worldâs largest dedicated semiconductor foundry, providing the industryâs leading process technology and the foundry industryâs largest portfolio of process-proven libraries, IP, design tools and reference flows. The Companyâs total managed capacity in 2007 exceeded eight million (8-inch equivalent) wafers, including capacity from two advanced 12-inch GigaFabs⢠four eight-inch fabs, one six-inch fab, as well as TSMCâs wholly owned subsidiaries, WaferTech and TSMC (Shanghai), and its joint venture fab, SSMC. TSMC is the first foundry to provide 40nm production capabilities. Its corporate headquarters are in Hsinchu, Taiwan. For more information about TSMC please see http://www.tsmc.com.
Related Semiconductor IP
- USB 20Gbps Device Controller
- Ultra-High-Speed Time-Interleaved 7-bit 64GSPS ADC on 3nm
- Fault Tolerant DDR2/DDR3/DDR4 Memory controller
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- AGILEX 7 R-Tile Gen5 NVMe Host IP
Related News
- TSMC expands DFM recommendations at 90 nm
- Are ESL and DFM false hopes?
- Legend Design releases multiprocessing circuit simulation manager for speeding DFM performance verification
- UMC's Integrated DFM Solutions Target Today's 90nm SoC Designers
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard