TSMC Cuts Capex by $1 Billion
Cites faster conversion to 16nm
Alan Patterson, EETimes
4/16/2015 05:43 PM EDT
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC), the world’s largest chip foundry, cut its planned capital expenditure for this year by $1 billion, citing improvements in capital efficiency and a faster-than-expected migration to its leading-edge 16nm process technology.
The company, which in January weighed in with the chip industry’s largest planned layout for expansion this year, said at an announcement of its first-quarter results today that its revised 2015 capex will fall within a range of $10.5 billion and $11 billion.
To read the full article, click here
Related Semiconductor IP
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
- Wi-Fi 7(be) RF Transceiver IP in TSMC 22nm
Related News
- U.S. to Hold Over 20% of Advanced Semiconductor Capacity by 2030, TSMC Expands Investment to US$165 Billion, Says TrendForce
- Arm Reports Quarterly Revenue of Over $1 Billion for First Time in Company’s History
- Chartered still losing money, cuts capex
- ST to 're-deploy' 1,000 engineers amid Q1 losses, CapEx cuts
Latest News
- Cyient Semiconductors Enters Strategic Channel Partnership with GlobalFoundries
- Aion Silicon Successfully Completes ISO 9001 and ISO/IEC 27001 Surveillance Audit, Strengthening Commitment to Quality and Security
- Baya Systems Awarded Globally Recognized ISO 9001:2015 Certification for Quality Management by TÜV Rheinland
- Si2 Announces Creation of the Si2 LLM Benchmarking Coalition
- Qualitas Semiconductor Signs Licensing Agreement with Chinese SoC Company for DSI-2 Controller and MIPI PHY IP