TSMC: Chip Scaling Could Accelerate
Alan Patterson, EETimes
9/12/2018 00:01 AM EDT
TAIPEI — Chip scaling can double each year if the semiconductor industry pushes forward on a number of new technological fronts, according to TSMC Chairman Mark Liu, speaking at an industry event in Taiwan last week.
That expectation anticipates potentially faster growth for the semiconductor industry even as Moore’s Law is losing steam. Moore’s Law is the observation that transistor density in integrated circuits doubles every two years.
In the future, chipmakers will need to integrate memory and logic to create “true” 3D ICs that result in significant energy savings, said Liu at Semicon Taiwan last week. Moreover, domain-specific architectural innovations that allow software to configure hardware on the fly will also be key to achieving scaling advances.
To read the full article, click here
Related Semiconductor IP
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
Related News
- Synopsys Accelerates Next-Level Chip Innovation on TSMC Advanced Processes
- Cadence and Samsung Foundry Accelerate Chip Innovation for Advanced AI and 3D-IC Applications
- Synopsys and TSMC Pave the Path for Trillion-Transistor AI and Multi-Die Chip Design
- InCore Unveils Six-Core RISC-V Test Chip To Accelerate Design Adoption
Latest News
- GlobalFoundries and Egis Partner to Develop Next-Generation Smart Sensing Technology for Mobile and IoT Applications
- VeriSilicon Introduces FD-SOI Wireless IP Platform for Diverse IoT and Consumer Electronics Applications
- Arteris Selected by NanoXplore for Space Applications
- Siemens accelerates complex semiconductor design and test with Tessent IJTAG Pro
- Thalia and X-FAB Forge Strategic Partnership to Safeguard Supply and Accelerate IP Migration