Phison Deploys Cadence Cerebrus AI-Driven Chip Optimization to Accelerate Product Development
January 23, 2024 -- Phison Electronics Corporation is a market leader in NAND Flash controllers and applications, including USB, SD, eMMC, PATA, SATA, PCIe, and UFS. The company has shipped over 600 million controllers worldwide yearly, topping over US 2.2 billion dollars in sales revenue. Recently, Phison successfully deployed the Cadence Cerebrus Intelligent Chip Explorer and the complete Cadence RTL-to-GDS digital full flow to optimize their next-generation 12nm NAND controller ICs. The generative AI technology-based Cadence Cerebrus enabled Phison to automatically reduce the power by 35% and area by 3% in a multi-million cell flash controller block.
To accelerate product development, Phison used Cadence Cerebrus with a specific focus on power and area. Cadence Cerebrus and the broader digital full flow—including Cadence’s Genus Synthesis Solution, Innovus Implementation System, and Tempus Timing Solution—provide optimal power, performance, and area (PPA) and faster turnaround time, enabling system-on-chip (SoC) design excellence.
“Chip area and power consumption are critical differentiators for our NAND controller ICs,” said Vincent Cheng, VP of engineering, Phison. “By adopting the Cadence Cerebrus generative AI technology, we can now rapidly optimize die area and power, enabling Phison to deliver more competitive products to our customers.”
Dr. Venkat Thanvantri, corporate vice president of AI R&D at Cadence said, “Cadence Cerebrus automatically reduced power by 35% on Phison’s designs in just one week, which clearly demonstrates how generative AI can improve results and productivity.”
The Phison design team successfully achieved their PPA goals significantly quicker than traditional manual design optimization using Cadence Cerebrus Intelligent Chip Explorer. The generative AI capability of Cadence Cerebrus helped Phison to achieve the desired results automatically in just one week. In addition to power and area optimizations, Cadence Cerebrus simultaneously reduced the turnaround time and helped Phison deliver higher-quality products much faster.
Related Semiconductor IP
- ISO/IEC 7816 Verification IP
- 50MHz to 800MHz Integer-N RC Phase-Locked Loop on SMIC 55nm LL
- Simulation VIP for AMBA CHI-C2C
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- USB 20Gbps Device Controller
Related News
- Imagination Optimizes PPA and Speeds the Delivery of Low-Power GPUs Using AI-Driven Cadence Cerebrus in the OnCloud Platform
- Transforming Chip Design with Agentic AI: Introducing Cadence Cerebrus AI Studio
- Cadence Revolutionizes System Design with Optimality Explorer for AI-Driven Optimization of Electronic Systems
- Cadence Collaborates with Arm to Accelerate Neoverse V2 Data Center Design Success with Cadence AI-driven Flows
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions