TSMC Likely to Lock up Apple A10, A11 Orders
Alan Patterson, EETimes
10/26/2016 00:00 AM EDT
TAIPEI — Taiwan Semiconductor Manufacturing Co. (TSMC) will probably make nearly all of the A10 and A11 processors for Apple this year and next because of a competitive advantage the Taiwan foundry has gained in packaging technology, according to analysts.
TSMC has been ramping its InFO (Integrated Fan Out) packaging for Apple's A10 processor used in the new iPhone 7 smartphone. InFO uses fan out wafer level packaging rather than a flip-chip substrate to provide a 20% reduction in package thickness, a 20% speed gain and 10% better thermal performance.
The commercialization of this advanced packaging technology shifts semiconductor manufacturing into the “more than Moore” era as Moore’s Law is expected to reach its physical limits at 5nm design rules. TSMC has become the first with the new focus on packaging that increases chip I/O density beyond traditional ball-grid array technology by allowing multiple chips to be combined without an intervening substrate.
To read the full article, click here
Related Semiconductor IP
- Process/Voltage/Temperature Sensor with Self-calibration (Supply voltage 1.2V) - TSMC 3nm N3P
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
Related News
- Apple A9 Orders Pivot to TSMC
- Apple Seen Splitting 14/16nm Orders Among Foundries into 2016
- Altera says orders 'deteriorated' in February, predicts 24% drop in Q1 sales
- Altera Stratix II Devices Now Open For Orders
Latest News
- Quintauris and Andes Technology Partner to Scale RISC-V Ecosystem
- Europe Achieves a Key Milestone with the Europe’s First Out-of-Order RISC-V Processor chip, with the eProcessor Project
- Intel Unveils Panther Lake Architecture: First AI PC Platform Built on 18A
- TSMC September 2025 Revenue Report
- Andes Technology Hosts First-Ever RISC-V CON in Munich, Powering Next-Gen AI and Automotive Solutions