TSMC Discloses "Secret" 4nm Node
By Alan Patterson, EETimes (June 9, 2020)
TAIPEI – Taiwan Semiconductor Manufacturing Co. (TSMC) today lifted the veil on a previously unannounced manufacturing process between the 5nm and 3nm nodes that are already on the company’s roadmap. It’s 4nm.
“N4 is an evolution from N5,” TSMC Chairman Mark Liu told EE Times at a press event in Hsinchu, Taiwan. “We’re already in business negotiations with customers on N4.”
Liu affirmed information that people working inside a TSMC fab disclosed earlier to EE Times.
The world’s biggest foundry is plugging the gaps against Samsung, its only competitor in the sub-7nm space.
To read the full article, click here
Related Semiconductor IP
- 25MHz to 4.0GHz Fractional-N RC PLL Synthesizer on TSMC 3nm N3P
- USB 4.0 V2 PHY - 4TX/2RX, TSMC N3P , North/South Poly Orientation
- TSMC CLN5FF GUCIe LP Die-to-Die PHY
- Flipchip 1.8V/3.3V I/O Library with ESD-hardened GPIOs in TSMC 12nm FFC/FFC+
- TSMC CLN3FFP HBM4 PHY
Related News
- eMemory Won TSMC OIP Partner of the Year Award for the Outstanding Development of its NVM IP on Advanced Nodes
- 4Q24 Global Top 10 Foundries Set New Revenue Record, TSMC Leads in Advanced Process Nodes, Says TrendForce
- Barcelona Design to Offer Analog IP for 90 nm Technology Node
- Barcelona Design Achieves Milestone at 0.13 um Technology Node
Latest News
- BrainChip Expands Global Reach, Announces Akida Boards and AI Development Kits Available at DigiKey
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
- Silicon Creations Announces 1000th Production FinFET Tapeout at TSMC and Immediate Availability of Full IP Library on TSMC N2 Technology
- Intel and NVIDIA to Jointly Develop AI Infrastructure and Personal Computing Products
- Comcores MACsec IP is compliant with the OPEN Alliance Standard