Truechip announces first customer shipment of PCIe Gen4 Comprehensive Verification IP (CVIP)
Feb 19, 2016 - Truechip Solutions, the verification IP specialist, announced today that it has shipped early adopter versions of its PCIe Gen4 Comprehensive Verification IP (CVIP) to its partners in the early adoption program.
CVIPs are natively developed in SystemVerilog and UVM, and are architected such that a single VIP is able to provide comprehensive, seamless block, SoC and System Level Verification across dynamic simulation, assertion based dynamic and formal verification, as well as support for hardware acceleration and emulation. The CVIP is compatible with all industry leading simulators and hardware platforms.
Nitin Kishore, CEO of Truechip, said in a statement, “PCIe Gen4 hasone of the highest data transfer rate (16 GT/s) which is double to that of PCIe Gen 3! There are also additional power management states for more power saving.PCIe Gen4 also has complete backward support for all its previous versions, which make it more popular in terms of meeting needs of different SOCs. Release of this CVIP, helps in meeting needs of our customers moving to such high speed technology standards”
To try out any of Truechip's high quality CVIPs or experience industry's first 24X5 support, please visit www.truechip.net.
About Truechip
Truechip is a leading provider of Verification IP solutions. Our products enable our customers to lower risks and costs associated with design and verification of their SoC, ASIC or FPGAs.
Truechip is also a member of MIPI Alliance (www.mipi.org) and also provides Verification IPs for MIPI interfaces. MIPI Alliance is a global, collaborative organization comprised of companies that span the mobile ecosystem and are committed to defining and promoting interface specifications for mobile devices.
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- Terminus Circuits and Truechip partner for comprehensive verification of High Speed Serial Protocols, viz.: PCIe Gen4 and USB 3.1
- Truechip Collaborates with OmniPhy for Verification of PCIe Gen4 IP solution
- Analog Bits Showcases PCIe Gen2 / Gen3 / Gen4 Reference Clock PHY Design Kits Available on TSMC 7nm / 12nm / 16nm / 22nm process technology
- Truechip Offering complimentary licenses of PCIe Gen 3 Verification IP
Latest News
- Rebellions Collaborates with SK Telecom and Arm Targeting Sovereign AI and Telecom Infrastructure
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures
- BrainChip Unveils Radar Reference Platform to Bridge the ‘Identification Gap’ in Edge AI
- Siemens accelerates AI chip verification to trillion‑cycle scale with NVIDIA technology
- SiFive Raises $400 Million to Accelerate High-Performance RISC-V Data Center Solutions; Company Valuation Now Stands at $3.65 Billion