Test, Packaging & Delivery - Through Partnership, Moortec Offer Total ASIC Solution
Plymouth, UK - Feb 20, 2009 - Moortec have enhanced their Custom Chip offering through partnership and now provide a Total ASIC solution to industry. In addition to IC design, layout and verification Moortec can also manage test solution developments, production testing of wafers and component packaging. This includes devices for application areas such as high speed digital, mixed-signal, RF and data communications. Moortec is well positioned to work with a range of supply-chain partners including leading foundries, assembly houses and test system manufacturers - to ensure successful ASIC delivery.
Moortec, established in 2005, provides high quality analogue and mixed-signal IP blocks for system on chip (SoC) semiconductor devices. Moortec also provide Custom Chip solutions to industry for a wide range of applications. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products.
Related Semiconductor IP
- Multi-channel, multi-rate Ethernet aggregator - 10G to 400G AX (e.g., AI)
- Multi-channel, multi-rate Ethernet aggregator - 10G to 800G DX
- 200G/400G/800G Ethernet PCS/FEC
- 50G/100G MAC/PCS/FEC
- 25G/10G/SGMII/ 1000BASE-X PCS and MAC
Related News
- D&R Creates Intellectual Property Packaging and Delivery Platform for Alcatel
- D&R introduces a new version of its IP management platform (IPMS) integrating IP Packaging, IP Delivery and CRM features
- QuickLogic Delivers eFPGA Hard IP for Intel 18A Based Test Chip
- Movellus Debuts Industry-First On-Die Power Delivery Network Analyzer
Latest News
- How CXL 3.1 and PCIe 6.2 are Redefining Compute Efficiency
- Secure-IC at Computex 2025: Enabling Trust in AI, Chiplets, and Quantum-Ready Systems
- Automotive Industry Charts New Course with RISC-V
- Xiphera Partners with Siemens Cre8Ventures to Strengthen Automotive Security and Support EU Chips Act Sovereignty Goals
- NY CREATES and Fraunhofer Institute Announce Joint Development Agreement to Advance Memory Devices at the 300mm Wafer Scale