Test, Packaging & Delivery - Through Partnership, Moortec Offer Total ASIC Solution
Plymouth, UK - Feb 20, 2009 - Moortec have enhanced their Custom Chip offering through partnership and now provide a Total ASIC solution to industry. In addition to IC design, layout and verification Moortec can also manage test solution developments, production testing of wafers and component packaging. This includes devices for application areas such as high speed digital, mixed-signal, RF and data communications. Moortec is well positioned to work with a range of supply-chain partners including leading foundries, assembly houses and test system manufacturers - to ensure successful ASIC delivery.
Moortec, established in 2005, provides high quality analogue and mixed-signal IP blocks for system on chip (SoC) semiconductor devices. Moortec also provide Custom Chip solutions to industry for a wide range of applications. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products.
Related Semiconductor IP
- Flexible Pixel Processor Video IP
- Bluetooth Low Energy 6.0 Digital IP
- Verification IP for Ultra Ethernet (UEC)
- MIPI SWI3S Manager Core IP
- Ultra-low power high dynamic range image sensor
Related News
- D&R Creates Intellectual Property Packaging and Delivery Platform for Alcatel
- D&R introduces a new version of its IP management platform (IPMS) integrating IP Packaging, IP Delivery and CRM features
- Mentor Graphics Inventra Launches eParts IP Repository and Delivery System
- QuickLogic promises one-day delivery of customized chips
Latest News
- NIST Finalizes ‘Lightweight Cryptography’ Standard to Protect Small Devices
- QuickLogic Appoints Ron Shelton to Board of Directors
- Cadence Accelerates Development of Billion-Gate AI Designs with Innovative Power Analysis Technology Built on NVIDIA
- OIF at ECOC 2025: Eliminating Barriers and Accelerating Innovation Through Industry-Wide Interoperability
- Orthogone Technologies unveils major upgrade to its ULL FPGA Framework to push hardware performance and latency optimization to new heights