Test, Packaging & Delivery - Through Partnership, Moortec Offer Total ASIC Solution
Plymouth, UK - Feb 20, 2009 - Moortec have enhanced their Custom Chip offering through partnership and now provide a Total ASIC solution to industry. In addition to IC design, layout and verification Moortec can also manage test solution developments, production testing of wafers and component packaging. This includes devices for application areas such as high speed digital, mixed-signal, RF and data communications. Moortec is well positioned to work with a range of supply-chain partners including leading foundries, assembly houses and test system manufacturers - to ensure successful ASIC delivery.
Moortec, established in 2005, provides high quality analogue and mixed-signal IP blocks for system on chip (SoC) semiconductor devices. Moortec also provide Custom Chip solutions to industry for a wide range of applications. Having a track record of delivery to tier-1 semiconductor and product companies, Moortec provide a quick and efficient path to market for customer products.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- D&R Creates Intellectual Property Packaging and Delivery Platform for Alcatel
- D&R introduces a new version of its IP management platform (IPMS) integrating IP Packaging, IP Delivery and CRM features
- MIPS and Cyient Semiconductor collaborate to bring Custom RISC-V-based intelligent power solutions to AI Power Delivery, Industrial Robotics, and Automotive
- VESA® Approves Teledyne LeCroy DisplayPort™ 2.1 PHY Compliance Test Specification Software
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack