Intelop announces customization services for their TCP-Offload Engine SoC IP for customers to target specific protocol implementation or differentiated features
Santa Clara, California – Mar 2, 2009 -- Intelop Corporation, a leading high end IP developer, customization & electronic engineering design services provider, today announced addition of value added customization services to their TCP offload engine SoC solutions that are integrated with ARP hardware module, G Bit Ethernet MAC and AMBA 2.0 bus interfaces running at 2 Gbps sustained rates. There are hundreds of layer 3, 4, 5 protocols which run on various networks throughout the globe, some of these may need accelerated, e.g. UDP, IGMP, TFTP or FTP. It is the only TOE engine that does it and integrates so many other functions in hardware. All of connection, packet transfer, disconnection, session management overhead which traditionally is performed by TCP/IP software is accomplished by this TOE. It is a new paradigm and new level of integration in networking hardware acceleration. It implements control plane and data plane processing of TCP/IP in hardware that are 10 – 20 times faster than TCP/IP software stack.
Because of its advanced scalable architecture, it can be customized to implement differentiated features and performance requirements to meet customer’s specifications e.g. misc. protocol processing and monitoring at G-bit line rate, in addition to TCP/IP, ARP module, number of simultaneous connections, TCP/IP performance tuning based upon type of network/traffic and application usage, scalable packet FIFO size, scalable size of Session Management table, Session Parameters, scalable size of direct store Packet memories, integrated DDR/SSRAM controllers, choice of PHY interface - XGMII or Serial and more.
This Integrated TOE SoC silicon IP with customizable features provides enhanced functionality in all networking equipment including; Layer-2-5 Switches/Routers, IPS/IDS appliances and Network Security appliances, Severs and high end NICs. Advanced architecture with built in scalability allows customers to target it to many silicon libraries from FPGAs to 0.18 um-0.090 nm ASIC or SOC without compromising performance or functionality.
“We utilized our expertise in designing highly successful and advanced technology Multi-Giga bit Enterprise-class IDS/IPS, Network Security appliances employing SOCs also designed by intelop in defining the architecture of this TOE engine,” said K Masood. Intelop also integrated many of their IPs with other standard IPs in SOCs/FPGAs and developed necessary software as a total turn key solutions for their customers.
“We are excited about this new crown jewel and the ability to develop value-added networking silicon and total solutions for our customers.” said Kevin Moore of Intelop.
Intelop Corporation is a custom IP developer, SoC/ASIC/FPGA integrator and engineering services provider for Networking, Network Security, storage and Embedded Systems. They offer silicon proven semiconductor IP and services with comprehensive hardware and software experience.
http://www.intelop.com
Related Semiconductor IP
- 1G TCP Offload Engine TOE Very Low Latency (TOE)
- 1G TCP Offload Engine TOE+MAC+PCIe+Host_IF Ultra-Low Latency (STOE+PCIe)
- 1G TCP Offload Engine TOE+MAC+Host_IF Ultra-Low Latency (STOE)
- 10 G bit TCP Offload Engine + PCIe/DMA SOC IP
- 1G TCP Offload Engine TOE +PCIe Very Low Latency (TOE+PCIe)
Related News
- Intelop announces Xilinx FPGA development platform for their TCP-Offload Engine SoC IP
- Intelop announces a new Development platform based on Xilinx V5 FPGA for their TCP-Offload Engine SoC IP for customers to easily develop networking applications
- SoC Secure Boot Hardware Engine IP Core Now Available from CAST
- Digital Media Professionals (DMP) Unveils Next-Generation Edge AI SoC “Di1” Integrating Advanced AI Inference and Precision Real-Time 3D Ranging Engine
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development