Tality Takes Lead in ARM Core-Based System-on-Chip Design
Tality Takes Lead in ARM Core-Based System-on-Chip Design
SAN JOSE, Calif.----Sept 13, 2000--Tality Corporation -- formerly the Electronic Design Services group of Cadence Design Systems, Inc. that will soon be launched as a separate company -- announced today that it has completed ten ARM® core-based system-on-a-chip (SOC) designs for communications applications in the past 12 months. The chips encompass multiple leading-edge communications applications, including third-generation (3G) cellular, Bluetooth and Internet telephony (voice over Internet protocol), as well as high-speed data access such as digital subscriber line (DSL), cable and Ethernet.
``Tality is establishing an impressive track record in ARM core-based SOC design,'' said Warren East, ARM vice president of operations. ``Tality has enabled multiple ARM licensees to achieve their time-to-market objectives, further strengthening industry acceptance of the ARM core as the architecture for the digital world.''
``ARM cores are critical to our development of advanced communications SOC design,'' commented Ajay Shingal, Tality's Digital IC Group vice president and general manager. ``We have invested heavily in ARM core-based modular integration platforms that reduce time-to-market and increase schedule predictability.''
ARM is the industry's leading provider of 16/32-bit embedded reduced instruction set computer (RISC) microprocessor solutions, and has more than 44 licensees in a variety of market segments including the communications, consumer and automotive industries. In 1998, Tality became the first ARM-approved design center in the ARM ATAP(TM) technology access program. The non-exclusive ATAP agreement enables Tality to utilize ARM technology in the design of chips for Tality customers who are, or are becoming, ARM licensees. All but one of the ten ARM core-based chips were designed at Tality's primary SOC design center in Livingston, Scotland, which is the hub for the ATAP agreement.
About Tality
Tality Corporation, formerly the Electronic Design Services group of Cadence Design Systems, Inc. (NYSE:CDN), will soon be launched as a separate company. With more than 1,000 engineers located in 14 design sites worldwide, the organization is the world's largest independent provider of engineering services and intellectual property for the design of complex electronic systems and integrated circuits. Tality is headquartered at 555 River Oaks Parkway, Building No. 3, San Jose, California, 95134.
Note to Editors: Tality is a trademark of Tality Corporation. Cadence and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. ARM is a registered trademark and ATAP is a trademark of ARM Limited. All others are the property of their respective holders.
Contact:
Tality Corporation
Jim Douglas, 408/944-7955
jimd@cadence.com
or
Darryl Lloyd, Inc.
Darryl Lloyd (for Tality), 818/551-7360 ext. 11
darryl@dlloyd.com
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Kerala Positions Design and IP at Core of Chip Strategy
- Philips Takes Lead in ARM9 Family-Based Microcontrollers with First 90nm MCU Family
- Andes Technology Takes the Lead in Launching RISC-V Total Solutions and Driving Industry-Academia Collaboration with over 120 Projects
- Cadence Expands System IP Portfolio with Network on Chip to Optimize Electronic System Connectivity
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms