SystemC seen accelerating simulation
SystemC seen accelerating simulation
By Richard Goering, EE Times
February 26, 2003 (11:25 a.m. EST)
URL: http://www.eetimes.com/story/OEG20030226S0013
SAN JOSE, Calif. SystemC is seeing increasing use as a way of accelerating simulation, according to speakers at the DVCon Design and Verification Conference. Meanwhile, speakers noted important milestones coming up in 2003 for the Open SystemC Initiative's (OSCI) standardization efforts.
Related Semiconductor IP
- JPEG XL Encoder
- LPDDR6/5X/5 PHY V2 - Intel 18A-P
- ML-KEM Key Encapsulation & ML-DSA Digital Signature Engine
- MIPI SoundWire I3S Peripheral IP
- ML-DSA Digital Signature Engine
Related News
- MachineWare announces new ARM processor simulation and SystemC profiling products, adds Windows support
- Net processors seen morphing into SoC
- Sun, ARM rewrite the rules for accelerating Java
- Synopsys and OCP-IP Members Jointly Develop SystemC Modeling Methodology for OCP-Based SoC Design
Latest News
- EnSilica to develop quantum-resilient secure processor chip for critical national infrastructure applications backed by £5m UK Government ‘Contract for Innovation’
- CAST Introduces JPEG XL Encoder IP Core for High- Quality, On-Camera Still-Image Compression
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- IntelPro Licenses Ceva Wi-Fi 6 and Bluetooth 5 IPs to Launch AIoT Matter-Ready SoCs
- VeriSilicon and Google Jointly Launch Open-Source Coral NPU IP