Synopsys speeds Verilog, VHDL simulation
Synopsys speeds Verilog, VHDL simulation
By Richard Goering, EE Times
March 1, 2002 (9:20 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020225S0037
MOUNTAIN VIEW, Calif. Claiming substantial speedups in its Verilog and VHDL simulation products, Synopsys Inc. this week is announcing releases of its VCS Verilog and Scirocco VHDL simulators. The company is also introducing a technology that lets users compile Verilog designs on 64-bit servers and simulate them on 32-bit workstations.
Synopsys is claiming RTL and gate-level simulation performance improvements of up to threefold for both VCS and Scirocco. The average speedup, however, is in the 20 percent to 40 percent range, said Robert Ruiz, VCS product line manager.
In the VCS 6.1 release, the speedups come from a new clock optimization technology. Ruiz said that it works by analyzing events that need to be processed by the simulator, and organizing them so that events can be more selectively evaluated. In addition to the speedup, the clock optimization technology allows VCS to use 30 per cent less memory, he said.
Ruiz said the company's "cross-compile" technology is an industry first. "Users probably have one or two large dedicated 64-bit servers, but they have a lot of investments in 32-bit workstations," he said. "Because they don't have to simulate on 64-bit workstations, they don't need to upgrade their verification environments."
The compile step presents the biggest capacity bottleneck, and hence the biggest need for 64-bit processing, Ruiz said. But VCS users can also simulate on 64-bit workstations if they choose, and Synopsys has optimized VCS for 64-bit platforms so there's no performance loss, he said.
VCS 6.1 also provides Synopsys' first support for the new Verilog 2001 standard. A switch allows backward compatibility with the previous 1995 standard.
The new Scirocco version 2001.10 lets users run cycle-based simulation for non-RTL blocks and for Vital library memory blocks, said Sylvie Hurat, product marketing manager for Scirocco. As a result, she said, the entire design can now be put into cycle simulation, as opposed to just synthesizable blocks.
Both VCS and Scirocco start at $20,250 for one-year subscription licenses. The new versions are immediately available.
Related Semiconductor IP
- Post-Quantum Digital Signature IP Core
- Compact Embedded RISC-V Processor
- Power-OK Monitor
- RISC-V-Based, Open Source AI Accelerator for the Edge
- Securyzr™ neo Core Platform
Related News
- Tool generates VHDL, Verilog testbenches
- DualSoft announces Industry's First Automatic Document Generation Utility for Verilog and VHDL Designs
- Electronic Design Technology e.K. signed an agreement to distribute Digital Core Design's VHDL and Verilog high quality synthesizable IP cores in Germany, Austria, Switzerland and Italy
- Free Model Foundry Announces Availability of VHDL and Verilog Models for Spansion's MirrorBit(R) ORNAND(TM) Solutions
Latest News
- Sofics Tapes Out Test Chip on TSMC 4nm Process with Novel ESD IP and Low-Power 1.8V and 3.3V GPIO Solutions
- ChipAgents Raises Oversubscribed $21M Series A to Redefine AI for Chip Design
- Zero ASIC announces release of Platypus heterogeneous eFPGA
- Arteris Selected by 2V Systems for IO Chiplet for Data Center
- Ceva Introduces Wi-Fi 7 1x1 Client IP to Power Smarter, More Responsive AI-Enabled IoT Devices and Emerging Physical AI Systems