Synopsys snaps up Mentor IP guru
Synopsys snaps up Mentor IP guru
By Peter Clarke, Semiconductor Business News
July 4, 2002 (5:40 a.m. EST)
URL: http://www.eetimes.com/story/OEG20020703S0019
SOPHIA ANTIPOLIS, France - Pierre Bricaud, formerly vice president of SOC strategic relationships for Mentor Graphics and an important part of the Wilsonville, Ore.-based company's circuit intellectual property (IP) strategy, has been recruited by Synopsys Inc., Mentor's main EDA rival. Bricaud has moved to take a European role within the R&D organization of Mountain View, Calif.-based Synopsys, working with system-on-chip and IP design teams within European customers to help them acquire suitable tools and IP blocks. Bricaud reports to Mike Keating with whom he co- authored the Reuse Methodology Manual in 1998. Although Bricaud and Keating are and were engineering managers working in the commercial environment rather than academics this is held to be a useful text book on the design of circuit blocks for re-use -- and a part of attempts by EDA companies to help design engineers to work at higher levels of abstraction.
Related Semiconductor IP
- SHA-256 Secure Hash Algorithm IP Core
- EdDSA Curve25519 signature generation engine
- DeWarp IP
- 6-bit, 12 GSPS Flash ADC - GlobalFoundries 22nm
- LunaNet AFS LDPC Encoder and Decoder IP Core
Related News
- PGC Strengthens Cloud and AI ASIC Acceleration with Synopsys’ Next-Generation Interface and Memory IP on Advanced Nodes
- Synopsys Enters Definitive Agreement with GlobalFoundries For Sale of Processor IP Solutions Business
- GlobalFoundries to Acquire Synopsys’ Processor IP Solutions Business, Expanding Capabilities to Accelerate Physical AI Applications
- Lightmatter Collaborates with Synopsys to Integrate Advanced Interface IP with Its Passage Co-Packaged Optics Platform
Latest News
- CoreHW Expands RTLS Portfolio with All-in-One CoreRTLS Software Platform
- Rapidus Opens Analysis Center and Rapidus Chiplet Solutions
- NEDO Approves Rapidus’ FY2026 Plan and Budget for 2nm Semiconductor Projects
- Rebellions Collaborates with SK Telecom and Arm Targeting Sovereign AI and Telecom Infrastructure
- Sarcina Launches UCIe-A/S Packaging IP to Accelerate Chiplet Architectures