Synopsys Joins New Intel Foundry Services Ecosystem Alliance to Propel Development of Next-Generation Semiconductor Designs
Mutual Customers Gain Access to Synopsys' Leading EDA and IP Solutions for Intel Technologies to Minimize Design Risk and Accelerate Time-to-Market
MOUNTAIN VIEW, Calif., Feb. 7, 2022 -- To help chip designers address increasingly aggressive product development goals, Synopsys, Inc. (Nasdaq: SNPS) today announced that it has joined the newly launched Intel Foundry Services (IFS) Accelerator EDA and IP Alliance. The alliance gives Synopsys early access to Intel's process roadmap, process design kits and more, providing mutual customers with EDA and IP solutions that are optimized for high reliability, security, power, performance and area for Intel processes and packaging technologies. As a result, customers can minimize design risks and enhance productivity across a wide range of applications, including high-performance computing, artificial intelligence, automotive, aerospace mobile, etc.
"As part of our new IDM 2.0 strategy, IFS is partnering with leading companies like Synopsys to create a robust chip design ecosystem that will help our mutual customers turn silicon into sophisticated solutions that positively impact lives," said Randhir Thakur, President, Intel Foundry Services. "Our silicon design and manufacturing expertise, combined with Synopsys EDA solutions and high-quality IP will lead the way to new innovations that benefit our increasingly digital world."
As Intel continues to advance its process and packaging technologies, mutual customers can achieve optimal results with Synopsys EDA solutions, which are certified on Intel's process nodes. In addition, Synopsys' silicon-proven DesignWare® Foundation and Interface IP portfolio on Intel processes minimizes integration risks while helping chip designers achieve first-pass silicon success.
"Synopsys joining Intel Foundry Services Alliance is a natural extension to our long history of successful collaboration with Intel, enabling designers to boost productivity and foster innovation," said Sassine Ghazi, president and COO at Synopsys. "By bringing our EDA and IP solutions into Intel's robust ecosystem, we enable our mutual customers to develop compelling products and accelerate time-to-market."
Read more about the Synopsys and Intel Foundry Services Ecosystem Alliance:
About Synopsys
Synopsys, Inc. (Nasdaq: SNPS) is the Silicon to Software™ partner for innovative companies developing the electronic products and software applications we rely on every day. As an S&P 500 company, Synopsys has a long history of being a global leader in electronic design automation (EDA) and semiconductor IP and offers the industry's broadest portfolio of application security testing tools and services. Whether you're a system-on-chip (SoC) designer creating advanced semiconductors, or a software developer writing more secure, high-quality code, Synopsys has the solutions needed to deliver innovative products. Learn more at www.synopsys.com.
Related Semiconductor IP
- HiFi iQ DSP
- CXL 4 Verification IP
- JESD204E Controller IP
- eUSB2V2.0 Controller + PHY IP
- I/O Library with LVDS in SkyWater 90nm
Related News
- Lorentz Solution Joins Intel Foundry Services (IFS) Accelerator EDA Alliance Program to Enable Peakview EM Platform and Accelerate IC and 3DIC Designs
- proteanTecs Joins Intel Foundry Services (IFS) Accelerator IP Alliance Program
- Agile Analog joins Intel Foundry Services Accelerator IP Alliance Program to drive forward semiconductor design innovation
- Rambus Joins the Intel Foundry Services (IFS) Accelerator IP Alliance to Enable State-of-the-Art SoCs
Latest News
- Avalanche Technology and NHanced Semiconductors Deliver the Industry’s First Truly Space Grade MRAM Boot Solution for RadHard System-in-Package Integration
- Marvell Completes Acquisition of XConn Technologies
- Rambus Announces Departure of Chief Financial Officer
- AI Elevates Production Management’s Importance in the ASIC Value Chain
- Cadence Unleashes ChipStack AI Super Agent, Pioneering a New Frontier in Chip Design and Verification