Synopsys Acquires Assets of LEDA Design
MOUNTAIN VIEW, Calif. –November 2, 2004 -- Synopsys, Inc. (Nasdaq:SNPS), the world leader in semiconductor design software, today announced that it has acquired certain assets and hired the engineering team of LEDA Design, a developer of mixed-signal intellectual property (IP). LEDA Design has a team of more than 80 experienced digital and mixed-signal IP design engineers and support personnel located in Yerevan, Armenia who will join the Synopsys DesignWare® IP engineering team. These talented engineers have a track record of successfully developing and delivering IP and will help Synopsys meet increasing customer demand for Synopsys’ portfolio of DesignWare IP. The LEDA Design team has worked together for more than four years developing, marketing and selling silicon-verified analog, digital and mixed-signal IP, as well as digital core and IO libraries. The terms of the transaction are not being disclosed.
“Synopsys is committed to providing its customers with the most comprehensive standards-based IP portfolio,” said John Chilton, senior vice president and general manager of the Solutions Group at Synopsys. “The addition of the LEDA Design team in Armenia to our worldwide engineering team extends our expertise in IP and enables us to address increasing customer demand.”
Synopsys DesignWare IP is the leading standards-based IP portfolio in the world. The DesignWare portfolio includes a complete family of digital and mixed-signal IP for widely used industry standard protocols, such as Universal Serial Bus (USB) and PCI Express™.
About Synopsys
Synopsys, Inc. (Nasdaq:SNPS) is the world leader in electronic design automation (EDA) software for semiconductor design. The company delivers technology-leading semiconductor design and verification platforms and IC manufacturing software products to the global electronics market, enabling the development and production of complex systems-on-chips (SoCs). Synopsys also provides intellectual property and design services to simplify the design process and accelerate time-to-market for its customers. Synopsys is headquartered in Mountain View, California and has offices in more than 60 locations throughout North America, Europe, Japan and Asia. Visit Synopsys online at http://www.synopsys.com/.
This press release contains forward-looking statements within the meaning of the safe harbor provisions of Section 21E of the Securities Exchange Act of 1934, including statements regarding the expected benefits of the acquisition. These statements are based on Synopsys' current expectations and beliefs. Actual results could differ materially from the results implied by these statements as a result of unforeseen difficulties in integrating LEDA Design’s engineering team into Synopsys’ DesignWare® IP engineering team, as well as the factors described in the section of Synopsys’ Quarterly Report on Form 10-Q for the fiscal quarter ended July 31, 2004 filed with the Securities and Exchange Commission entitled “Factors That May Affect Future Results.”
Synopsys and DesignWare are registered trademarks of Synopsys, Inc. All other trademarks or registered trademarks mentioned in this release are the intellectual property of their respective owners.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- Synopsys Accelerates Chip Design with NVIDIA Grace Blackwell and AI to Speed Electronic Design Automation
- Keysight and Synopsys Deliver an AI-Powered RF Design Migration Flow for Transition from TSMC’s N6RF+ to N4P Process Node
- Synopsys Accelerates AI and Multi-Die Design Innovation on Advanced Samsung Foundry Processes
- Synopsys and GlobalFoundries Establish Pilot Program to Bring Chip Design and Manufacturing to University Classrooms
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP