STMicro FPGA IP up for Grabs
By David Manners -- 5/3/2005
Electronics Weekly
The intellectual property developed by STMicroelectronics' discontinued open source FPGA project, GOSPL, is up for sale.
Asked by Electronics Weekly what ST would do with the IP assets developed under the GOSPL project, amounting to nearly a million lines of code, Andrea Cuomo, chief strategy and technical officer of ST, replied: "It's for sale. I'm here to sell it."
Click here to read more ....
Electronics Weekly
The intellectual property developed by STMicroelectronics' discontinued open source FPGA project, GOSPL, is up for sale.
Asked by Electronics Weekly what ST would do with the IP assets developed under the GOSPL project, amounting to nearly a million lines of code, Andrea Cuomo, chief strategy and technical officer of ST, replied: "It's for sale. I'm here to sell it."
Click here to read more ....
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
- CAN-FD Controller
Related News
- FPGA Development Opens Up
- Qualitas Semiconductor Successfully Develops UCIe v2.0-Compliant PHY IP, Enabling Up to 512Gbps Die-to-Die Connectivity
- Menta Licenses Menta Embedded FPGA Programmable IP To Renesas For Its ForgeFPGA Product Line
- SuperH names executives at RISC chip venture between Hitachi and STMicro
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP