ST product managers freed to outsource chip making
ST product managers freed to outsource chip making
By Peter Clarke, Silicon Strategies
February 6, 2004 (2:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20040205S0014
LONDON Pasquale Pistorio, chief executive officer of STMicroelectronics, has instructed product line managers that they can have chips manufactured outside the organization if it can be done more cost effectively. The move is intended to make sure ST's manufacturing operations remain globally competitive, although a theoretical "open market" in manufacturing can sometimes produce anomalies, according to Jim Nicholas, R&D design director for ST's DVD division. "The CEO has passed a message that we can go outside, if internal fabs are not competitive," Nicholas said, speaking at a London press conference organized by Cadence Design Systems Inc. Economic incentives are being offered to chip makers to design with 90-nm process technologies because fabs and foundries have invested in the capability. They also want design groups to migrate to fabs and foundries. Nicholas said he saw little immediate need to go to 90-nm process technol ogy as progress could be made at the 130-nm process technology node more easily through improved architectures and by adding features through software programmability. "I am reticent about being in 90-nm, but the plant people are starting to make it look a lot more attractive," said Nicholas.
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
Related News
- GlobalFoundries and Silicon Labs Expand Partnership to Accelerate Wireless Connectivity Solutions and Strengthen U.S. Chip Manufacturing
- ST takes stake in 8x8 in exchange for VoIP, DSP core license
- ST Micro, Alcatel to co-develop GSM/GPRS chip sets based on DSP core
- 8x8 licenses ST VLIW cores
Latest News
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP