Spiral Gateway announces working test chip
Edinburgh -- March 20th, 2008 -- Spiral Gateway Ltd., the Edinburgh based semiconductor company, announces fully functional and validated samples of its RICA test chip; the Reconfigurable Instruction Cell Array (RICA) technology is targeted to meet the demands of image signal processing in the next generation of mobile phones. It has received fully working samples of its test chip back, demonstrating the RICA array and successfully proving the concepts of the underlying technology, including full dynamic reconfigurability and multiple application capability. This represents a major step in bringing the RICA technology to market.
The chip was developed and manufactured in partnership with the University of Edinburgh. This partnership allowed the company access to leading technologists, tool flows and fabrication partners in a seamless way.
The company is working on products for the Image Signal Processing market in mobile phones. Existing solutions in this market are either hardwired ASIC devices or software programmable DSP cores. The market is demanding the real time performance levels of hardwired ASIC solutions but with the full programmable flexibility of the software approach and Spiral Gateway’s technology is ideally positioned to meet this need.
Commenting, Chief Executive Officer of Spiral Gateway, Graham Townsend, said, “We are pleased to have demonstrated the underlying RICA technology and show it operating in real time. This gives us great confidence of delivering a disruptive solution to the ISP market with first full product prototypes later this year.”
Tom Higgison from the University’s commercialisation company ERI added, “This is a superb achievement by Spiral Gateway, providing further validation of the University of Edinburgh’s leading edge research. We are committed to providing a solid technology base and world class facilities and promoting the growth of Scotland’s most innovative companies.”
About Spiral Gateway Ltd.
Spiral Gateway is developing Image Signal Processing chips for the mobile phone market. The company was incorporated in 2004 and is a spin-out from the University of Edinburgh. It is backed by a consortium of investors led by Braveheart Investment Group plc., the commercialisation and investment management company.
The chip was developed and manufactured in partnership with the University of Edinburgh. This partnership allowed the company access to leading technologists, tool flows and fabrication partners in a seamless way.
The company is working on products for the Image Signal Processing market in mobile phones. Existing solutions in this market are either hardwired ASIC devices or software programmable DSP cores. The market is demanding the real time performance levels of hardwired ASIC solutions but with the full programmable flexibility of the software approach and Spiral Gateway’s technology is ideally positioned to meet this need.
Commenting, Chief Executive Officer of Spiral Gateway, Graham Townsend, said, “We are pleased to have demonstrated the underlying RICA technology and show it operating in real time. This gives us great confidence of delivering a disruptive solution to the ISP market with first full product prototypes later this year.”
Tom Higgison from the University’s commercialisation company ERI added, “This is a superb achievement by Spiral Gateway, providing further validation of the University of Edinburgh’s leading edge research. We are committed to providing a solid technology base and world class facilities and promoting the growth of Scotland’s most innovative companies.”
About Spiral Gateway Ltd.
Spiral Gateway is developing Image Signal Processing chips for the mobile phone market. The company was incorporated in 2004 and is a spin-out from the University of Edinburgh. It is backed by a consortium of investors led by Braveheart Investment Group plc., the commercialisation and investment management company.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- Spiral Gateway preps C-programmable low-power fabric
- TI adds MIPS-based broadband processor to ADSL chip set for gateway solutions
- Wipro Technologies unveils its Bluetooth Automotive and Dial-up gateway solutions for chip vendors
- Wipro Technologies unveils Version 1.1 of its Home Gateway Software Solution with DSL Support
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development