SP Devices joins Xilinx alliance program
Linköping, September 10, 2008 – SP Devices joins the Xilinx Alliance Program. The program is designed to provide total solutions combining Xilinx programmable logic with key technologies from program members. SP Devices provides digital signal processing IP for the enhancement of analog-to-digital conversion.
The Xilinx Alliance Program is composed of companies with the best available technologies in the areas of IP cores, EDA, DSP, and embedded development tools, as well as design services, board-level products, integrated circuits, and electronic components. Participating companies provide optimized products and services that contribute to a broad selection of industry-standard solutions dedicated for use with Xilinx FPGA devices.
Commenting on the announcement David Gamba, Director of Partnerships at Xilinx said, “We are delighted to welcome SP Devices to the Xilinx Alliance Program, and their participation is consistent with our aim of providing the best available 3rd party technology and expertise to Xilinx customers. "We are honored to partner with Xilinx in their Alliance Program,” said Jonas Nilsson, CEO at SP Devices. “Strategically aligning with such an internationally respected company greatly enhances our company’s ability to deliver our mutual customers diverse solutions.”
For further information http://www.xilinx.com/products/alliance/
About SP Devices
SP Devices (Signal Processing Devices Sweden AB) provides digital signal processing IP for the enhancement of analog-to-digital conversion. The IP products are available for implementation in ASICs or deployed on FPGA platforms. Our portfolio of products enables our customers to build systems with state-of-the-art analog-to-digital performance that enables advances in the area of radio base station transceiver applications, digital imaging, high-speed data acquisition and broadband communication.
Related Semiconductor IP
- Simulation VIP for Ethernet UEC
- CAN-FD Controller
- Bluetooth® Low Energy 6.2 PHY IP with Channel Sounding
- Simulation VIP for UALink
- General use, integer-N 4GHz Hybrid Phase Locked Loop on TSMC 28HPC
Related News
- High Performance Channel Coding Solutions on Xilinx Zynq UltraScale+ RFSoC Devices
- DMP Launches "ZIA SV" Stereo Vision IP for AMD Xilinx Adaptive Computing Devices
- New MIPI SDCA Specification Simplifies Audio Software Architecture and Driver Requirements, Optimizing Integration of Audio Devices into Open Host Platforms
- Shanghai Jade Technologies license Hantro MPEG-4 SP video technology for their Digital Content Processor
Latest News
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms
- M31 Debuts at ICCAD 2025, Empowering the Next Generation of AI Chips with High-Performance, Low-Power IP
- Perceptia Begins Port of pPLL03 to Samsung 14nm Process Technology
- Spectral Design and Test Inc. and BAE Systems Announce Collaboration in RHBD Memory IP Development