SoC-e IP Cores support new Xilinx UltraScale+ devices
January 29, 2018 -- Xilinx UltraScale/UltraScale+ architectures comprise high-performance FPGA, MPSoC, and RFSoC families that address a vast spectrum of system requirements with a focus on lowering total power consumption through numerous innovative technological advancements.
All the IP Cores in the SoC-e product portfolio have a version which is supported in devices with UltraScale and UltraScale+ architecture. This devices enhance the performance of SoC-e’s products. The combination of SoC-e’s IP Cores with the performance of these architectures allows the designer to implement leading-edge networking, synchronization and cryptographic technologies for critical systems:
- HSR-PRP Switch IP Core
- Managed Redundan Switch IP Core
- Managed Ethernet Switch IP Core
- Unmanaged Ethernet Switch IP Core
- Multiport TSN Switch IP Core
- MultiSync IP Core
- PreciseTimeBasic IP Core
- 1588Tiny IP Core
- IRIGtimeM IP Core
- IRIGtimeS IP Core
Additionally, some of UltraScale+ version of these IP Cores are already used in the design included in the SMARTmpsoc Brick, the updated version of SoC-e’s reference board.
For more information about SoC-e’s IP Core support in UltraScale/UltraScale+ architectures, you can contact us through the web form or writing us to info@soc-e.com
Related Semiconductor IP
- Deep Buffering Memory 1G Ethernet Switch
- 10M/100M/1G/10G/25G Unmanaged Ethernet Switch
- 10M/100M/1G/10G/25G Unmanaged Ethernet Switch
- Multiport TSN Ethernet Switch
- ETHERNET Switch IIP
Related News
- Xilinx Advances State-of-the-Art in Integrated and Adaptable Solutions for Aerospace and Defense with Introduction of 16nm Defense-Grade UltraScale+ Portfolio
- Xilinx Extends its Breakthrough Zynq UltraScale+ RFSoC Portfolio to Full sub-6GHz Spectrum Support
- High Performance Channel Coding Solutions on Xilinx Zynq UltraScale+ RFSoC Devices
- Xilinx Expands into New Applications with Cost-Optimized UltraScale+ Portfolio for Ultra-Compact, High-Performance Edge Compute
Latest News
- True Circuits Introduces the Low-jitter Digital Ultra+ PLL at the Design Automation Conference
- Launch of BrainChip Developer Hub Accelerates Event-Based AI Innovation on Akida™ Platform with Release of MetaTF 2.13
- Agnisys Ignites DAC 2025 with IDesignSpec Suite v9, IDS-FPGA Launch, AI² and IDS-Integrate Enhancements.
- CAST Launches Multi-Channel DMA IP Core Ideal for Streaming Applications
- ZeroRISC Gets $10 Million Funding, Says Open-Source Silicon Security ‘Inevitable’