Sidense to Deliver OTP Cores in UMC's 90nm and 65nm Process Nodes
OTP Memory IP Supplier to Provide a Path to Cost Reduction to SoC Designers
OTTAWA & HSINCHU, Taiwan--April 25, 2006--Sidense Corp., a provider of One-Time-Programmable (OTP) memory intellectual property (IP), and UMC, a leading global semiconductor foundry, today announced that Sidense's 1T-Fuse(TM) family of embedded OTP cores are slated to be silicon-verified in UMC 90nm and 65nm processes through UMC's IP Alliance Program and offered for use to system-on-chip (SoC) designers. The cores are scalable to UMC's CMOS processes without requiring additional mask or processing steps, providing users with shortened time-to-market and a path to cost reduction for their current and future designs.
The OTP cores are scalable across UMC's CMOS processes and easily ported across other technology nodes, such as 110nm and 80nm, potentially providing customers with several generations of continuous SoC migration. Sidense's high density macros can also be parameterized to obtain different configurations and can be used to replace external FLASH and EEPROM as well as a field programmable alternative to MASK ROM.
"As the demand for embedded OTP cores continues to increase, we are pleased to partner with a world leading foundry such as UMC," said Xerxes Wania, President and C.E.O. of Sidense Corp. "We continue to work with UMC to provide OTP solutions to customers looking for an OTP core targeted at low and high density applications. SoCs for printers, cameras, set-top boxes, mobile and handheld devices can benefit from the high density, secure and low power characteristics of Sidense's 1T-Fuse(TM) OTP offering."
In January, Sidense announced its OTP core targeted towards UMC's 130nm standard logic digital CMOS process.
"UMC's extensive IP portfolio has become a strong competitive advantage for customers designing today's sophisticated SoCs," said Ken Liou, director of the IP and Design Support division at UMC. "Sidense's technology is a welcome addition to our IP Alliance Program, as it will provide designers with a silicon proven OTP option for their 130nm, 90nm and 65nm designs."
About UMCUMC is a leading global semiconductor foundry that manufactures advanced process ICs for applications spanning every major sector of the semiconductor industry. UMC delivers cutting-edge foundry technologies that enable sophisticated system-on-chip (SoC) designs, including volume production 90nm, industry-leading 65nm, and mixed signal/RFCMOS. UMC's 10 wafer manufacturing facilities include two advanced 300mm fabs; Fab 12A in Taiwan and Singapore-based Fab 12i are both in volume production for a variety of customer products. The company employs approximately 12,000 people worldwide and has offices in Taiwan, Japan, Singapore, Europe, and the United States. UMC can be found at www.umc.com.
About Sidense
Sidense Corp., focuses on developing Non-Volatile Memory (NVM) intellectual property (IP) cores to be embedded onto standard logic digital CMOS Application Specific Integrated Circuits (ASICs) and custom Integrated Circuits (ICs). Sidense's 1T-Fuse(TM) technology is most suitable for feature sizes of 130nm and smaller. Potential applications include electrical fuse, FLASH and MASK programmable ROM replacement, code storage, RFID, Unique ID, encryption, key storage and in Digital Rights Management. They currently have offices in Mississauga and Ottawa, Canada. For further information regarding Sidense's products, please visit the website http://www.sidense.com.
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Sidense Achieves Working Embedded OTP at 65nm
- Sidense Broadens OTP Offering with Additional Process Nodes at SMIC
- Sidense OTP for Low-Power 90nm Implementation Selected by Fujitsu Microelectronics
- Sidense OTP Memory IP Enables 65nm Mobile Handset Chip
Latest News
- How hardware-assisted verification (HAV) transforms EDA workflows
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology