SEGGER and Cadence team up to add native J-Link support for Cadence Tensilica cores
October 4, 2022 -- SEGGER, a leading supplier of software libraries, development tools, debug probes and flash programmers, today announced native J-Link debug probe support for select instances of the Cadence Tensilica Processor IP, a portfolio of configurable and extensible controllers and DSPs.
The Cadence Tensilica cores supported in the first implementation phase are the Tensilica Xtensa LX7 CPU, a number of Tensilica HiFi DSPs (HiFi 4, HiFi 3z, HiFi 3, and HiFi 1), as well as the Tensilica Fusion F1 DSP. The latest hardware versions of all commercial SEGGER J-Link models (J-Link BASE, J-Link PLUS, J-Link ULTRA+, and J-Link PRO) now support high-speed download and debugging of these cores via JTAG and SWD.
“The SEGGER J-Link is the most widely used line of debug probes in the market,” says Ivo Geilenbruegge, Managing Director of SEGGER. “J-Links have provided solid value to embedded development for over 15 years. Unparalleled performance, an extensive feature set, a multitude of supported CPUs, and compatibility with popular development environments all make J-Link an unbeatable choice. We’re happy to add Cadence Tensilica IP to the list of supported cores.”
“The drive to push intelligence further out to the edge means that more and more MCUs and SoCs contain our Tensilica CPU and DSP IP,” said George Wall, Group Director of Product Marketing for Tensilica Xtensa Processor IP at Cadence. “The new SEGGER implementation enables us to use the J-Link GDB Server as a native J-Link driver in our Tensilica Xplorer Integrated Development Environment (IDE), resulting in a significant performance increase. As a result, customers will be able to debug their firmware running on Tensilica cores more quickly.”
The Cadence Tensilica core support has already been added to the J-Link software pack, which is available for download from the SEGGER website.
For more information on J-Link, please visit:
https://www.segger.com/products/debug-probes/j-link/
Related Semiconductor IP
- UCIe D2D Adapter & PHY Integrated IP
- Low Dropout (LDO) Regulator
- 16-Bit xSPI PSRAM PHY
- ASIL B Compliant MIPI CSI-2 CSE2 Security Module
- SHA-256 Secure Hash Algorithm IP Core
Related News
- SEGGER delivers day-one J-Link and Flasher support for Arm China's new STAR-MC3
- SEGGER Adds Support for SiFive's Coreplex IP to Its Industry Leading J-Link Debug Probe
- UltraSoC brings SEGGER J-Link to embedded debug and analytics environment
- SEGGER releases new Embedded Studio for RISC-V with hard real-time C++ support
Latest News
- TSMC Chases Soaring AI Demand
- EU DARE Project Is Scrambling to Replace Codasip
- Sofics and Alcyon Photonics Partner to Support Next-Generation Photonic Systems
- QuickLogic Appoints Quantum Leap Solutions as Authorized Sales Representative
- Cadence and NVIDIA Expand Partnership to Reinvent Engineering for the Age of AI and Accelerated Computing