Sarnoff launches IP core strategy for ICs in TV, digital video
Sarnoff launches IP core strategy for ICs in TV, digital video
By Semiconductor Business News
March 12, 2002 (3:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020312S0056
SAN FRANCISCO -- New Jersey-based Sarnoff Corp. today announced a new silicon core strategy to offer intellectual property (IP) design blocks for integrated circuits in TV and digital video applications. The IP core series includes a "smarter" MPEG function, which the company says improves pictures and reduces storage requirements. The IP cores are being made available for licensing to IC makers and consumer electronics, said Sarnoff, which introduced the series and strategy at the Embedded Systems Conference in San Francisco. The IP series covers digital TV and cable demodulation circuits, communication cores, and mixed-signal IP. "We've packaged our video and semiconductor experience into high-performance silicon IP that's easy to implement," said Frank Pantuso, senior vice president at the Princeton, N.J.-based company. "Our IP lets designers and manufacturers launch the MPEG-1, 2, and 4 video products the market wants without wasting ti me and resources developing a specialized technology base in-house." The cores support standard television (North America's NTSC and Europe's PAL formats) and high-definition TV standards, Sarnoff said.
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- Bluetooth Low Energy 6.0 Scalable RF IP
- All Digital Fractional-N RF Frequency Synthesizer PLL in GlobalFoundries 22FDX
Related News
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
- Sarnoff Introduces Silicon Proven ESD Design Tool Kit For ICs, Matched To Specific Foundry Processes
- Sarnoff ESDdoctor(TM) Offers ESD Solutions For New ICs, Trouble-Shoots Problems In Existing Chips
Latest News
- EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
- Perceptia Devices Release pPLL08W, best-in-class RF PLL IP in GF22FDX
- Axiomise Partners With Bluespec to Verify Its RISC-V Cores
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX