Sarnoff launches IP core strategy for ICs in TV, digital video
Sarnoff launches IP core strategy for ICs in TV, digital video
By Semiconductor Business News
March 12, 2002 (3:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020312S0056
SAN FRANCISCO -- New Jersey-based Sarnoff Corp. today announced a new silicon core strategy to offer intellectual property (IP) design blocks for integrated circuits in TV and digital video applications. The IP core series includes a "smarter" MPEG function, which the company says improves pictures and reduces storage requirements. The IP cores are being made available for licensing to IC makers and consumer electronics, said Sarnoff, which introduced the series and strategy at the Embedded Systems Conference in San Francisco. The IP series covers digital TV and cable demodulation circuits, communication cores, and mixed-signal IP. "We've packaged our video and semiconductor experience into high-performance silicon IP that's easy to implement," said Frank Pantuso, senior vice president at the Princeton, N.J.-based company. "Our IP lets designers and manufacturers launch the MPEG-1, 2, and 4 video products the market wants without wasting ti me and resources developing a specialized technology base in-house." The cores support standard television (North America's NTSC and Europe's PAL formats) and high-definition TV standards, Sarnoff said.
Related Semiconductor IP
- Multi-channel Ultra Ethernet TSS Transform Engine
- Configurable CPU tailored precisely to your needs
- Ultra high-performance low-power ADC
- HiFi iQ DSP
- CXL 4 Verification IP
Related News
- DCD-SEMI Brings Full ASIL-D Functional Safety to Entire Automotive IP Cores Portfolio
- Kerala Positions Design and IP at Core of Chip Strategy
- DCD-SEMI Unveils Ultra-Fast DAES IP Core for AES Encryption
- DI3CM-HCI, A High-Performance MIPI I3C Host Controller IP Core for Next-Generation Embedded Designs
Latest News
- Quintauris Secures Capital Increase to Accelerate RISC-V Adoption
- MIPI Alliance Releases UniPro v3.0 and M-PHY v6.0, Accelerating JEDEC UFS Performance for Edge AI in Mobile, PC and Automotive
- Marvell to Showcase PCIe 8.0 SerDes Demonstration at DesignCon 2026
- Embedded FPGA reaches a new stage of industrial maturity – Menta at Embedded World 2026
- Fraunhofer IPMS collaborates with Korean TSN Lab to further develop IP solutions for automotive and industrial connectivity