Sarnoff launches IP core strategy for ICs in TV, digital video
Sarnoff launches IP core strategy for ICs in TV, digital video
By Semiconductor Business News
March 12, 2002 (3:05 p.m. EST)
URL: http://www.eetimes.com/story/OEG20020312S0056
SAN FRANCISCO -- New Jersey-based Sarnoff Corp. today announced a new silicon core strategy to offer intellectual property (IP) design blocks for integrated circuits in TV and digital video applications. The IP core series includes a "smarter" MPEG function, which the company says improves pictures and reduces storage requirements. The IP cores are being made available for licensing to IC makers and consumer electronics, said Sarnoff, which introduced the series and strategy at the Embedded Systems Conference in San Francisco. The IP series covers digital TV and cable demodulation circuits, communication cores, and mixed-signal IP. "We've packaged our video and semiconductor experience into high-performance silicon IP that's easy to implement," said Frank Pantuso, senior vice president at the Princeton, N.J.-based company. "Our IP lets designers and manufacturers launch the MPEG-1, 2, and 4 video products the market wants without wasting ti me and resources developing a specialized technology base in-house." The cores support standard television (North America's NTSC and Europe's PAL formats) and high-definition TV standards, Sarnoff said.
Related Semiconductor IP
- NFC wireless interface supporting ISO14443 A and B with EEPROM on SMIC 180nm
- DDR5 MRDIMM PHY and Controller
- RVA23, Multi-cluster, Hypervisor and Android
- HBM4E PHY and controller
- LZ4/Snappy Data Compressor
Related News
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- DCD-SEMI Joins MIPI Alliance and Unveils Latest I3C IP at MIPI Plugfest Warsaw 2025
- Sarnoff Introduces Silicon Proven ESD Design Tool Kit For ICs, Matched To Specific Foundry Processes
- Sarnoff ESDdoctor(TM) Offers ESD Solutions For New ICs, Trouble-Shoots Problems In Existing Chips
Latest News
- CAST Releases First Dual LZ4 and Snappy Lossless Data Compression IP Core
- Arteris Wins “AI Engineering Innovation Award” at the 2025 AI Breakthrough Awards
- SEMI Forecasts 69% Growth in Advanced Chipmaking Capacity Through 2028 Due to AI
- eMemory’s NeoFuse OTP Qualifies on TSMC’s N3P Process, Enabling Secure Memory for Advanced AI and HPC Chips
- AIREV and Tenstorrent Unite to Launch Advanced Agentic AI Stack