Samsung Describes 10nm SRAM
Area-optimized design shows 38% shrink
Rick Merritt, EETimes
2/4/2016 08:00 AM EST
SAN FRANCISCO – Samsung gave a peek at its 10nm finFET technology and an advanced 128 Mbit SRAM made in the process in a paper at the International Solid-State Circuits Conference (ISSCC) here.
A version of the new 6T SRAM bitcell optimized for size is 38% smaller than a similar part in Samsung’s 14nm process. It measures 0.040mm2 compared to 0.049mm2 for a version optimized for high current.
SRAMs take up as much as 30% of mobile applications processors and smaller size is generally a welcome indication of lower cost per transistor, Samsung noted. However in the case of the 10nm SRAM, small size created a problem.
To read the full article, click here
Related Semiconductor IP
- USB 2.0 femtoPHY - Samsung 8LPP18 x1, OTG, North/South (vertical) poly orientation
- USB 2.0 femtoPHY - Samsung 7LPP18 x1, OTG, North/South (vertical) poly orientation
- USB 2.0 femtoPHY - Samsung 14LPP18 x1, OTG, North/South (vertical) poly orientation
- USB 2.0 femtoPHY - Samsung 11LPP18 x1, OTG, North/South (vertical) poly orientation
- USB 3.0 PHY - Samsung 28LPP18 x1, OTG, North/South (vertical) poly orientation
Related News
- MoSys adds soft-error protection, correction to 1-transistor SRAM for 'free'
- MoSys SRAM sports symmetric pipeline
- UMC to port MoSys' one-transistor SRAM cell to advanced logic processes
- Embedded SRAM test and repair moves on-chip
Latest News
- RaiderChip NPU for LLM at the Edge supports DeepSeek-R1 reasoning models
- The world’s first open source security chip hits production with Google
- ZeroPoint Technologies Unveils Groundbreaking Compression Solution to Increase Foundational Model Addressable Memory by 50%
- Breker RISC-V SystemVIP Deployed across 15 Commercial RISC-V Projects for Advanced Core and SoC Verification
- AheadComputing Raises $21.5M Seed Round and Introduces Breakthrough Microprocessor Architecture Designed for Next Era of General-Purpose Computing