Samsung Starts Mass Production of Its 2nd Generation 10nm FinFET Process Technology
New S3 line is now ready for ramp-up to meet the 10nm demand
SEOUL, South Korea-- November 28, 2017 -- Samsung Electronics Co., Ltd., a world leader in advanced semiconductor technology, today announced that its Foundry Business has commenced mass production of System-on-Chip (SoC) products built on its second generation 10-nanometer (nm) FinFET process technology, 10LPP (Low Power Plus).
10LPP process technology allows up to 10-percent higher performance or 15-percent lower power consumption compared to its first generation 10nm process technology, 10LPE (Low Power Early). As this process is derived from the already proven 10LPE technology, it offers competitive advantages by greatly reducing turn-around time from development to mass production and by providing significantly higher initial manufacturing yield.
SoCs designed with 10LPP process technology will be used in digital devices scheduled to launch early next year and are expected to become more widely available throughout the year.
“We will be able to better serve our customers through the migration from 10LPE to 10LPP with improved performance and higher initial yield,” said Ryan Lee, Vice President of Foundry Marketing at Samsung Electronics. “Samsung with its long-living 10nm process strategy will continue to work on the evolution of 10nm technology down to 8LPP to offer customers distinct competitive advantages for a wide range of applications.”
Samsung also announced that its newest manufacturing line, S3, located in Hwaseong, Korea, is ready to ramp up production of process technologies including 10nm and below. S3 is the third fab of Samsung’s Foundry Business, following S1 in Giheung, Korea and S2 in Austin, USA. Samsung’s 7nm FinFET process technology with EUV (Extreme Ultra Violet) will also be mass produced at S3.
About Samsung Electronics Co., Ltd.
Samsung inspires the world and shapes the future with transformative ideas and technologies. The company is redefining the worlds of TVs, smartphones, wearable devices, tablets, digital appliances, network systems, and memory, system LSI and Foundry. For the latest news, please visit the Samsung Newsroom at http://news.samsung.com.
Related Semiconductor IP
- USB-C 3.1/DP TX PHY for Samsung 14LPP, North/South Poly Orientation
- USB-C 3.1/DP TX PHY for Samsung 11LPP, North/South Poly Orientation
- 32G PHY, Samsung 8LPU x1, North/South (vertical) poly orientation
- 32G PHY, Samsung 8LPP x4, North/South (vertical) poly orientation
- 32G PHY, Samsung 10LPP x4, North/South (vertical) poly orientation
Related News
- Cadence Innovus Implementation System Qualified on Samsung 10nm FinFET Process
- TSMC Certifies Synopsys IC Compiler II for 10-nm FinFET Production and 7-nm Early Design Starts
- Synopsys' Custom Compiler Certified for TSMC 10-nm and 7-nm FinFET Process Nodes
- Silicon Creations Taps Silvaco's Custom Design Flow for 10nm FinFET Designs
Latest News
- HPC customer engages Sondrel for high end chip design
- PCI-SIG’s Al Yanes on PCIe 7.0, HPC, and the Future of Interconnects
- Ubitium Debuts First Universal RISC-V Processor to Enable AI at No Additional Cost, as It Raises $3.7M
- Cadence Unveils Arm-Based System Chiplet
- Frontgrade Gaisler Unveils GR716B, a New Standard in Space-Grade Microcontrollers