Free Core, Some Assembly Required
RISC-V rallies engineers for open hardware
1/7/2016 07:50 AM EST
REDWOOD SHORES, Calif. – It’s early days for RISC-V -- a free, open-source core seen as the Linux of microprocessors. On its long to-do list, engineers still need to define basic pieces of the instruction set architecture including its memory model, how it will speak to the external world of I/Os and how to debug it.
Many of the about 150 developers who signed up for the third RISC-V workshop volunteered to start a handful of working groups to address the most pressing issues in fundamental areas including security, virtualization and compliance. Proponents said the effort has taken the vanguard of the open source hardware movement, attracting leaders of earlier OpenCore and OpenRISC efforts.
To read the full article, click here
Related Semiconductor IP
- Compact Embedded RISC-V Processor
- Neuromorphic Processor IP
- Flexible Pixel Processor Video IP
- Neural Video Processor IP
- GPNPU Processor IP - 32 to 864TOPs
Related News
- Chinese RISC-V Chipmaker SpacemiT Launches K3 AI CPU, Highlighting the Rise of Open-Source Hardware in Intelligent Computing
- Silvaco and Si2 Release Unique, Free 15nm Open-Source Digital Cell Library
- Announcing Availability of Silicon-Proven 12bit 1Msps SAR ADC IP Core for Whitebox Licensing with Royalty Free
- SEGGER and Quintauris are working together to develop products and technology for the open-source RISC-V ecosystem
Latest News
- SEALSQ and Lattice Collaborate to Deliver Unified TPM-FPGA Architecture for Post-Quantum Security
- SEMIFIVE Partners with Niobium to Develop FHE Accelerator, Driving U.S. Market Expansion
- TASKING Delivers Advanced Worst-Case Timing Coupling Analysis and Mitigation for Multicore Designs
- Efficient Computer Raises $60 Million to Advance Energy-Efficient General-Purpose Processors for AI
- QuickLogic Announces $13 Million Contract Award for its Strategic Radiation Hardened Program