RISC-V Foundation clarifies '100 errors' reports
April 27, 2017 // By Peter Clarke, eeNews Europe
The RISC-V Foundation has commented on reports that tests performed by researchers at Princeton University had found more than 100 errors resulting from the memory consistency model of high-performance implementations of the RISC-V processor instruction specification.
Krste Asanović, chairman of the RISC-V Foundation, has published an article at the Foundation's website pointing out that although a particular RISC-V design failed over 100 tests, with reference to the C11 high-level programming language, a single change to the RISC-V instruction set architecture (ISA) specification could eliminate all these failures
The article stresses that the unmodified Rocket core did not exhibit any illegal behavior because it does not reorder memory accesses aggressively. The problematic behavior occurs when additional re-ordering is done that would be legal under the current version of RISC-V. "It is important to note that a failed litmus test does not correspond one-to-one with errors in the MCM, as a single change in the MCM could remove all litmus test failures," Asanović said in his blog.
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- Yocto Project Welcomes RISC-V International as New Platinum Member, Expands Global Ecosystem and Leads with Cyber Resilience Act Preparedness
- Sagantec says tool finds errors others miss
- IP core handles soft errors
- Aldec Provides Xilinx® Foundation Series[tm] Users a Seamless Schematic Import and Design Reuse Option
Latest News
- EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
- Perceptia Devices Release pPLL08W, best-in-class RF PLL IP in GF22FDX
- Axiomise Partners With Bluespec to Verify Its RISC-V Cores
- Rapidus Achieves Significant Milestone at its State-of-the-Art Foundry with Prototyping of Leading-Edge 2nm GAA Transistors
- SEMIFIVE Files for Pre-IPO Review on KRX