IP core handles soft errors
IP core handles soft errors
By Chris Edwards, EE Times UK
December 1, 2000 (8:34 a.m. EST)
URL: http://www.eetimes.com/story/OEG20001201S0015
Iroc Technologies has developed what it reckons is the first intellectual property (IP) core to handle soft errors caused by alpha radiation. Based on the Sparc version 8 architecture, the IP contains protection elements for memory cells and logic. The core has been put into a test chip made by STMicroelectronics on a 0.25µm. It runs at up to 100MHz. Dr Michael Nicolaidis, Iroc's chief technical officer, says the core has more than 98% soft error coverage and is cheaper to implement than designs based on traditional techniques that depend on duplicate processing elements. Eric Dupont, CEO, added: "In developing this processor using a commercial standard-cell library, we have proven that our methodology is the first cost-effective solution to deal with the soft errors issue in commodity systems."
Related Semiconductor IP
- Bluetooth Low Energy 6.0 Digital IP
- Ultra-low power high dynamic range image sensor
- Flash Memory LDPC Decoder IP Core
- SLM Signal Integrity Monitor
- 1.8V Capable GPIO on Samsung Foundry 4nm FinFET
Related News
- iRoC launches radiation test shuttle service for soft errors
- Soft errors become hard truth for logic
- DIAMOND Project to Provide Integrated Diagnosis and Correction for Spec, Design and Soft Errors
- Logic Design Solutions launches an EXFAT IP Soft Core for NVMe Host
Latest News
- Inside Cyient Semiconductors Bet on RISC-V for Custom Silicon
- Faraday Delivers DDR/LPDDR Combo PHY IP Solutions on UMC's 22ULP and 14FFC
- EnSilica cuts post-quantum cryptography (PQC) silicon area with three-in-one IP block
- Perceptia Devices Release pPLL08W, best-in-class RF PLL IP in GF22FDX
- Axiomise Partners With Bluespec to Verify Its RISC-V Cores