RISC-V Shows Ambitious Prospects in Europe
By Pablo Valerio, EETimes (July 18, 2024)
Munich, Germany — The European tech landscape is witnessing a notable evolution with the growing embrace of RISC-V, the open-source instruction set architecture.
During the recent RISC-V Summit Europe, leading experts and industry representatives discussed how, amidst a complex web of funding mechanisms, research institutions and industry partnerships, Europe is positioning itself as a key player in the RISC-V ecosystem. This development signifies technological advancement and hints at a strategic shift towards greater autonomy in semiconductor technology.
At the conference, EE Times spoke with Stefan Wallentowitz, a professor at Munich University of Applied Sciences and member of the boards of FOSSi Foundation and RISC-V, and Teresa Cervero, a leading research engineer at the Barcelona Supercomputing Center (BSC)
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related News
- KEYSOM is heading to RISC-V Summit Europe in Paris
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- CEA Backs RISC-V for Sovereign, Scalable Computing
Latest News
- Ceva Partners with Microchip Technology to Enable AI Acceleration Across Edge Devices and Data Center Infrastructure
- Arteris Announces Financial Results for the Third Quarter and Estimated Fourth Quarter and Updated Full Year 2025 Guidance
- CAST Expands Security IP Line with New Family of Post-Quantum Cryptography Cores
- Kerala Positions Design and IP at Core of Chip Strategy
- GUC Monthly Sales Report – October 2025