RISC-V Shows Ambitious Prospects in Europe
By Pablo Valerio, EETimes (July 18, 2024)
Munich, Germany — The European tech landscape is witnessing a notable evolution with the growing embrace of RISC-V, the open-source instruction set architecture.
During the recent RISC-V Summit Europe, leading experts and industry representatives discussed how, amidst a complex web of funding mechanisms, research institutions and industry partnerships, Europe is positioning itself as a key player in the RISC-V ecosystem. This development signifies technological advancement and hints at a strategic shift towards greater autonomy in semiconductor technology.
At the conference, EE Times spoke with Stefan Wallentowitz, a professor at Munich University of Applied Sciences and member of the boards of FOSSi Foundation and RISC-V, and Teresa Cervero, a leading research engineer at the Barcelona Supercomputing Center (BSC)
To read the full article, click here
Related Semiconductor IP
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
- 32 bit RISC-V Multicore Processor with 256-bit VLEN and AMM
- All-In-One RISC-V NPU
- ISO26262 ASIL-B/D Compliant 32-bit RISC-V Core
Related News
- KEYSOM is heading to RISC-V Summit Europe in Paris
- Andes Technology Showcases RISC-V AI Leadership at RISC-V Summit Europe 2025
- Axiomise Featured Gold Sponsor at RISC-V Summit Europe Next Week in Paris
- CEA Backs RISC-V for Sovereign, Scalable Computing
Latest News
- Cadence Design Systems Agrees to Plead Guilty and Pay Over $140 Million for Unlawfully Exporting Semiconductor Design Tools to a Restricted PRC Military University
- Ceva Retains Top Spot in Wireless Connectivity IP in Latest IPnest Report
- SkyWater Technology Expands Leadership in U.S. Semiconductor Manufacturing with Infineon IP License Agreement
- Cadence Reports Second Quarter 2025 Financial Results
- Rambus Reports Second Quarter 2025 Financial Results