RISC-V Conformance
Finding out if a processor implementation matches the specification is important, but conformance testing is currently not available.
By Brian Bailey, SemiEngineering (October 31st, 2024)
Despite growing excitement and participation in the development of the RISC-V ecosystem, significant holes remain in the development flow. One of the most concerning is conformance, which must exist before software portability becomes possible. Semiconductor Engineering discussed the issue with John Min, vice president of customer service at Arteris; Zdeněk Přikryl, CTO of Codasip; Neil Hand, director of marketing at Siemens EDA (at the time of this discussion); Frank Schirrmeister, executive director for strategic programs and systems solutions at Synopsys; Ashish Darbari, CEO of Axiomise; and Dave Kelf, CEO of Breker Verification. What follows are excerpts of that discussion.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- Veriwave announces the WaveTest system, the first complete conformance test solution for Wireless LAN
- Falanx Submits Mali IP Cores to Khronos OpenGL ES Conformance Process
- Altera's Triple-Speed Ethernet MegaCore Function Successfully Completes UNH-IOL Conformance Testing
- ARM Mali-200 GPU World's First To Achieve Khronos OpenGL ES 2.0 Conformance At 1080p HDTV Resolution
Latest News
- Honda and Mythic Announce Joint Development of 100x Energy-Efficient Analog AI Chip for Next-Generation Vehicles
- PQSecure Collaborates with George Mason University on NIST Lightweight Cryptography Hardware Research
- Omni Design Technologies Advances 200G-Class Co-Packaged Optics IP Portfolio for Next-Generation AI Infrastructure
- Global Annual Semiconductor Sales Increase 25.6% to $791.7 Billion in 2025
- Fabless Startup Aheesa Tapes Out First Indian RISC-V Network SoC