€270m for RISC-V chiplets to build European exascale supercomputers
By Nick Flaherty, eeNews Europe
A Framework Partnership Agreement (FPA) aims to set up a long term partnership between the EuroHPC joint undertaking and a consortium of industry, research organisations and the institutions in High Performance Computing. This would drive a ‘strategic and ambitious R&D initiative contributing to the development of innovative HPC hardware and software technology based on the open RISC-V ecosystem’.
This will be followed by a plan to build and deploy exascale and post-exascale supercomputers based on the technology.
To read the full article, click here
Related Semiconductor IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
- RISC-V AI Acceleration Platform - Scalable, standards-aligned soft chiplet IP
Related News
- Hewlett Packard Enterprise and SiPearl Partner to Develop HPC Solutions with European Processors and Accelerate Europe's Adoption of Exascale Supercomputers
- Launch of SiPearl, designing the microprocessor for the European exascale supercomputer
- European Processor Initiative partner SiPearl will provide its general purpose processor for Europe's first EuroHPC exascale supercomputer JUPITER
- Momentum Builds on RISC-V European Adoption
Latest News
- LTSCT and Andes Technology Sign Strategic IP Licensing Master Agreement to accelerate RISC-V Based Advanced Semiconductor Solutions
- Global Semiconductor Sales Increase 29.8% Year-to-Year in November
- BAE Systems Licenses Time Sensitive Networking (TSN) Ethernet IP Cores from CAST
- HBM4 Mass Production Delayed to End of 1Q26 By Spec Upgrades and Nvidia Strategy Adjustments
- ASICLAND Secures USD 17.6 Million Storage Controller Mass Production Contract