€270m for RISC-V chiplets to build European exascale supercomputers
By Nick Flaherty, eeNews Europe
A Framework Partnership Agreement (FPA) aims to set up a long term partnership between the EuroHPC joint undertaking and a consortium of industry, research organisations and the institutions in High Performance Computing. This would drive a ‘strategic and ambitious R&D initiative contributing to the development of innovative HPC hardware and software technology based on the open RISC-V ecosystem’.
This will be followed by a plan to build and deploy exascale and post-exascale supercomputers based on the technology.
To read the full article, click here
Related Semiconductor IP
- RISC-V Debug & Trace IP
- Gen#2 of 64-bit RISC-V core with out-of-order pipeline based complex
- Compact Embedded RISC-V Processor
- Multi-core capable 64-bit RISC-V CPU with vector extensions
- 64 bit RISC-V Multicore Processor with 2048-bit VLEN and AMM
Related News
- Hewlett Packard Enterprise and SiPearl Partner to Develop HPC Solutions with European Processors and Accelerate Europe's Adoption of Exascale Supercomputers
- Launch of SiPearl, designing the microprocessor for the European exascale supercomputer
- European Processor Initiative partner SiPearl will provide its general purpose processor for Europe's first EuroHPC exascale supercomputer JUPITER
- Momentum Builds on RISC-V European Adoption
Latest News
- SiMa.ai Secures Strategic Investment from Micron to Scale High-Performance, Power-Efficient Physical AI
- Codasip announces strategic pivot and divestiture
- UMC Reports Sales for March 2026
- Semidynamics Secures a Strategic Investment to Advance Memory-Centric AI Inference Chips
- Ultra Accelerator Link™ (UALink™) Consortium Publishes Four Specifications Defining In-Network Compute, Chiplets, Manageability and 200G Performance