Q&A: Denali's Srivastava bridges EDA, IP domains
Richard Goering, EE Times
(12/15/2006 12:43 PM EST)
Sanjay Srivastava, president and CEO of Denali Software Inc., has led the company since its inception over 10 years ago. Denali today provides verification intellectual property (IP) for memories and standard interfaces, design IP for memories, a flash file development system, and the Blueprint electronic system level (ESL) tool for embedded register design. Srivastava answered some questions about Denali, IP, and EDA in the following interview.
(12/15/2006 12:43 PM EST)
Sanjay Srivastava, president and CEO of Denali Software Inc., has led the company since its inception over 10 years ago. Denali today provides verification intellectual property (IP) for memories and standard interfaces, design IP for memories, a flash file development system, and the Blueprint electronic system level (ESL) tool for embedded register design. Srivastava answered some questions about Denali, IP, and EDA in the following interview.
- Is Denali an EDA company, and IP company, or some combination of both?
- What embedded software product are you offering?
- You're putting a big push on NAND flash right now. Why is that?
- Third party IP is a challenging business, with lots of problems around integration and verification. How do you approach those issues?
- You're on the board of the EDA Consortium, and there's been a question about whether EDAC should include IP revenues in its EDA market statistics. What do you think?
- Denali is best known for its memory and IP expertise. So how does your Blueprint product, and its System Register Description Language (System RDL), fit into your strategy?
- How large is Denali now?
- Any thoughts about an IPO?
- Denali is well known for having the best party at the Design Automation Conference every year. What are your plans for 2007?
To read the full article, click here
Related Semiconductor IP
- 12-bit, 400 MSPS SAR ADC - TSMC 12nm FFC
- 10-bit Pipeline ADC - Tower 180 nm
- NoC Verification IP
- Simulation VIP for Ethernet UEC
- Automotive Grade PLLs, Oscillators, SerDes PMAs, LVDS/CML IP
Related News
- Sanjay Srivastava, Former Denali CEO, Joins Proton Digital Systems as Executive Chairman
- Arteris Bridges Hardware-Software Gap with New EDA Tool
- Qualitas Semiconductor Successfully Develops UCIe v2.0-Compliant PHY IP, Enabling Up to 512Gbps Die-to-Die Connectivity
- QuickLogic to Showcase Configurable eFPGA IP for Aerospace and Defense at NSREC 2025
Latest News
- Presto Engineering Group Acquires Garfield Microelectronics Ltd, Creating Europe’s Most Comprehensive ASIC Design to Production One-Stop-Shop
- Qualitas Semiconductor Demonstrates Live of PCIe Gen 6.0 PHY and UCIe v2.0 Solutions at ICCAD 2025
- WAVE-N v2: Chips&Media’s Custom NPU Retains 16-bit FP for Superior Efficiency at High TOPS
- Quintauris releases RT-Europa, the first RISC-V Real-Time Platform for Automotive
- PQShield's PQCryptoLib-Core v1.0.2 Achieves CAVP Certification for a broad set of classical and post-quantum algorithms