Q&A: Denali's Srivastava bridges EDA, IP domains
Richard Goering, EE Times
(12/15/2006 12:43 PM EST)
Sanjay Srivastava, president and CEO of Denali Software Inc., has led the company since its inception over 10 years ago. Denali today provides verification intellectual property (IP) for memories and standard interfaces, design IP for memories, a flash file development system, and the Blueprint electronic system level (ESL) tool for embedded register design. Srivastava answered some questions about Denali, IP, and EDA in the following interview.
(12/15/2006 12:43 PM EST)
Sanjay Srivastava, president and CEO of Denali Software Inc., has led the company since its inception over 10 years ago. Denali today provides verification intellectual property (IP) for memories and standard interfaces, design IP for memories, a flash file development system, and the Blueprint electronic system level (ESL) tool for embedded register design. Srivastava answered some questions about Denali, IP, and EDA in the following interview.
- Is Denali an EDA company, and IP company, or some combination of both?
- What embedded software product are you offering?
- You're putting a big push on NAND flash right now. Why is that?
- Third party IP is a challenging business, with lots of problems around integration and verification. How do you approach those issues?
- You're on the board of the EDA Consortium, and there's been a question about whether EDAC should include IP revenues in its EDA market statistics. What do you think?
- Denali is best known for its memory and IP expertise. So how does your Blueprint product, and its System Register Description Language (System RDL), fit into your strategy?
- How large is Denali now?
- Any thoughts about an IPO?
- Denali is well known for having the best party at the Design Automation Conference every year. What are your plans for 2007?
To read the full article, click here
Related Semiconductor IP
- Very Low Latency BCH Codec
- 5G-NTN Modem IP for Satellite User Terminals
- 400G UDP/IP Hardware Protocol Stack
- AXI-S Protocol Layer for UCIe
- HBM4E Controller IP
Related News
- Sanjay Srivastava, Former Denali CEO, Joins Proton Digital Systems as Executive Chairman
- Arteris Bridges Hardware-Software Gap with New EDA Tool
- Qualitas Semiconductor Signs PCIe Gen 4.0 PHY IP License Agreement with Leading Chinese Fabless Customer
- Qualitas Semiconductor Successfully Demonstrates Live UCIe PHY IP at AI Infra Summit 2025
Latest News
- Movellus Partners with Synopsys to Deliver Power Efficiency for Next Generation IC’s
- BrainChip Enables the Next Generation of Always-On Wearables with the AkidaTag© Reference Platform
- eSOL and Quintauris Partner to Expand Software Integration in RISC-V Automotive Platforms
- PQShield unveils ultra-small PQC embedded security breakthroughs
- CAST Introduces 400 Gbps UDP/IP Hardware Stack IP Core for High-Performance ASIC Designs