Q&A: Denali's Srivastava bridges EDA, IP domains
Richard Goering, EE Times
(12/15/2006 12:43 PM EST)
(12/15/2006 12:43 PM EST)
Sanjay Srivastava, president and CEO of Denali Software Inc., has led the company since its inception over 10 years ago. Denali today provides verification intellectual property (IP) for memories and standard interfaces, design IP for memories, a flash file development system, and the Blueprint electronic system level (ESL) tool for embedded register design. Srivastava answered some questions about Denali, IP, and EDA in the following interview.
- Is Denali an EDA company, and IP company, or some combination of both?
- What embedded software product are you offering?
- You're putting a big push on NAND flash right now. Why is that?
- Third party IP is a challenging business, with lots of problems around integration and verification. How do you approach those issues?
- You're on the board of the EDA Consortium, and there's been a question about whether EDAC should include IP revenues in its EDA market statistics. What do you think?
- Denali is best known for its memory and IP expertise. So how does your Blueprint product, and its System Register Description Language (System RDL), fit into your strategy?
- How large is Denali now?
- Any thoughts about an IPO?
- Denali is well known for having the best party at the Design Automation Conference every year. What are your plans for 2007?
To read the full article, click here
Related Semiconductor IP
- Root of Trust (RoT)
- Fixed Point Doppler Channel IP core
- Multi-protocol wireless plaform integrating Bluetooth Dual Mode, IEEE 802.15.4 (for Thread, Zigbee and Matter)
- Polyphase Video Scaler
- Compact, low-power, 8bit ADC on GF 22nm FDX
Related News
- Sanjay Srivastava, Former Denali CEO, Joins Proton Digital Systems as Executive Chairman
- Qualitas Semiconductor Announces First Domestic Development of PCIe 6.0 PHY IP
- Crypto Quantique partners with silicon IP distributors across Asia to deliver quantum-driven chip security
- QuickLogic Delivers eFPGA IP Targeting TSMC N12e Process in Record Time
Latest News
- BrainChip Provides Low-Power Neuromorphic Processing for Quantum Ventura’s Cyberthreat Intelligence Tool
- Ultra Accelerator Link Consortium (UALink) Welcomes Alibaba, Apple and Synopsys to Board of Directors
- CAST to Enter the Post-Quantum Cryptography Era with New KiviPQC-KEM IP Core
- InPsytech Announces Finalization of UCIe IP Design, Driving Breakthroughs in High-Speed Transmission Technology
- Arm Announces Appointment of Eric Hayes as Executive Vice President, Operations