Q&A: Denali's Srivastava bridges EDA, IP domains
Richard Goering, EE Times
(12/15/2006 12:43 PM EST)
(12/15/2006 12:43 PM EST)
Sanjay Srivastava, president and CEO of Denali Software Inc., has led the company since its inception over 10 years ago. Denali today provides verification intellectual property (IP) for memories and standard interfaces, design IP for memories, a flash file development system, and the Blueprint electronic system level (ESL) tool for embedded register design. Srivastava answered some questions about Denali, IP, and EDA in the following interview.
- Is Denali an EDA company, and IP company, or some combination of both?
- What embedded software product are you offering?
- You're putting a big push on NAND flash right now. Why is that?
- Third party IP is a challenging business, with lots of problems around integration and verification. How do you approach those issues?
- You're on the board of the EDA Consortium, and there's been a question about whether EDAC should include IP revenues in its EDA market statistics. What do you think?
- Denali is best known for its memory and IP expertise. So how does your Blueprint product, and its System Register Description Language (System RDL), fit into your strategy?
- How large is Denali now?
- Any thoughts about an IPO?
- Denali is well known for having the best party at the Design Automation Conference every year. What are your plans for 2007?
To read the full article, click here
Related Semiconductor IP
- UCIe Chiplet PHY & Controller
- MIPI D-PHY1.2 CSI/DSI TX and RX
- Low-Power ISP
- eMMC/SD/SDIO Combo IP
- DP/eDP
Related News
- Sanjay Srivastava, Former Denali CEO, Joins Proton Digital Systems as Executive Chairman
- QuickLogic Delivers eFPGA IP Targeting TSMC N12e Process in Record Time
- Kudelski IoT Launches Quantum-Resistant Security IP, Future-Proofing Semiconductors Against Emerging Quantum Threats
- sureCore now licensing its CryoMem range of IP for Quantum Computing
Latest News
- Frontgrade Gaisler and wolfSSL Collaborate to Enhance Cybersecurity in Space Applications
- Digital Core Design Unveils DPSI5 - The Next-Generation IP Core for PSI5 Communication
- Matrox Video and intoPIX Expand Interoperable IPMX & ST 2110 Solutions with JPEG XS Innovation at NAB 2025
- HCLTech joins Samsung Advanced Foundry Ecosystem as a Design Solution Partner
- TeraSignal to Showcase Retimer-Less PCIe 6.0 over Optics Featuring Synopsys IP at OFC 2025